[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Fang et al., 2007 - Google Patents

Implementation of Defect Oriented Testing and ICCQ testing for industrial mixed-signal IC

Fang et al., 2007

Document ID
10996597531926132182
Author
Fang L
Zhong Y
van de Donk H
Xing Y
Publication year
Publication venue
16th Asian Test Symposium (ATS 2007)

External Links

Snippet

In the era of Zero Defects, ICCQ is one of the powerful non-specification based testing methods to achieve high test coverage and supreme product quality. Within this project, based on the fault simulation with Defect Oriented Test (DOT) technique, the current tests …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G01R31/3004—Current or voltage test
    • G01R31/3008—Quiescent current [IDDQ] test or leakage current test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31717—Interconnect testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G01R31/2836—Fault-finding or characterising
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
    • G01R31/024—Arrangements for indicating continuity or short-circuits in electric apparatus or lines, leakage or ground faults
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]

Similar Documents

Publication Publication Date Title
Nigh et al. Test generation for current testing (CMOS ICs)
Jha et al. Testing of digital systems
Soden et al. I DDQ testing: a review
Mao et al. QUIETEST: A quiescent current testing methodology for detecting leakage faults
Bushnell et al. Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits
Su et al. Transient power supply current monitoring—A new test method for CMOS VLSI circuits
EP0494311A1 (en) Method of inspecting semiconductor device, apparatus for inspecting the same, and method of manufacturing the same
Olbrich et al. Defect-oriented vs schematic-level based fault simulation for mixed-signal ICs
Sachdev A realistic defect oriented testability methodology for analog circuits
Sunter Analog fault simulation-a hot topic!
Xing Defect-oriented testing of mixed-signal ICs: Some industrial experience
Reddy et al. On testing of interconnect open defects in combinational logic circuits with stems of large fanout
Chen et al. A unified fault model and test generation procedure for interconnect opens and bridges
Zivkovic et al. Requirements, for Industrial Analog Faulf-Simulator
Fan et al. A gate-level method for transistor-level bridging fault diagnosis
Fang et al. Implementation of Defect Oriented Testing and ICCQ testing for industrial mixed-signal IC
Guerreiro et al. Analogue and mixed-signal production test speed-up by means of fault list compression
Nelson et al. Extracting defect density and size distributions from product ICs
US6718524B1 (en) Method and apparatus for estimating state-dependent gate leakage in an integrated circuit
Caunegre et al. Fault simulation for mixed-signal systems
Sen et al. Simulation-based testability analysis and fault diagnosis
Tam et al. Automated failure population creation for validating integrated circuit diagnosis methods
Al-Assadi et al. Issues in Testing Analog Devices
Hoffmann A new design flow and testability measure for the generation of a structural test and BIST for analogue and mixed-signal circuits
Radu Testing digital circuits using a mixed-signal automatic test equipment