Purkayastha et al., 2015 - Google Patents
DPLL-Based Square Loop for Carrier Synchronization Over Fading ChannelPurkayastha et al., 2015
- Document ID
- 1097210690025174417
- Author
- Purkayastha B
- Sarma K
- Purkayastha B
- Sarma K
- Publication year
- Publication venue
- A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
External Links
Snippet
In this chapter, the structure of a Squaring Loop-based Digital Phase-Locked Loop (DPLL) for carrier detection over multipath Nakagami channel is presented. The emphasis of the work is the implementation of the essential components of a Squaring Loop for better carrier …
- 239000000969 carrier 0 title abstract description 35
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying includes continuous phase systems
- H04L27/22—Demodulator circuits; Receiver circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0044—Control loops for carrier regulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0024—Carrier regulation at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/001—Modulated-carrier systems using chaotic signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference induced by transmission
- H04B1/12—Neutralising, balancing, or compensation arrangements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/006—Demodulation of angle-, frequency- or phase- modulated oscillations by sampling the oscillations and further processing the samples, e.g. by computing techniques
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/02—Demodulation of angle-, frequency- or phase- modulated oscillations by detecting phase difference between two signals obtained from input signal
- H03D3/24—Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D1/00—Demodulation of amplitude-modulated oscillations
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Boiko et al. | Study of the influence of changing signal propagation conditions in the communication channel on bit error rate | |
Purkayastha et al. | A digital phase locked loop based signal and symbol recovery system for wireless channel | |
Dutta et al. | Design and Implementation of Demodulator and Carrier Phase Compensation System for Satellite Communication | |
TW201119238A (en) | PLL disturbance cancellation | |
Towfic et al. | Clock jitter compensation in high-rate ADC circuits | |
Oner et al. | On the second-order cyclic statistics of signals in the presence of receiver impairments | |
Karsi et al. | Effects of CW interference on phase-locked loop performance | |
Spalvieri et al. | Wiener's analysis of the discrete-time phase-locked loop with loop delay | |
Purkayastha et al. | Digital phase locked loop based system for Nakagami-m fading channel model | |
Ayat et al. | Design and implementation of high throughput, robust, parallel M-QAM demodulator in digital communication receivers | |
Purkayastha et al. | DPLL-Based Square Loop for Carrier Synchronization Over Fading Channel | |
Tytgat et al. | Time domain model for costas loop based QPSK receiver | |
Purkayastha et al. | A digital phase locked loop for Nakagami-m fading channels using QPSK modulation scheme | |
Reddy | Experimental validation of timing, frequency and phase correction of received signals using Software defined Radio Testbed | |
US11356106B2 (en) | Phase locked loop and electronic device including the same | |
Shu et al. | Third‐order complex amplitudes tracking loop for slow flat fading channel online estimation | |
Li et al. | An effective approach for parameter determination of the digital phase-locked loop in the z-domain | |
Magana et al. | Non-data-aided parametric-and nonparametric-based carrier frequency estimators for burst GMSK communication systems | |
Shen et al. | Blind symbol rate estimation based on BPF bank | |
Chatterjee et al. | A novel DSP‐based PFC‐DPLL with fuzzy controlled acquisition aid to improve acquisition performance and noise immunity | |
Bhattacharyya et al. | A BCH code assisted modified NCO based LSPF-DPLL topology for Nakagami-m, Rayleigh and Rician fading channels | |
Rice et al. | On FM demodulators in software defined radios using FPGAs | |
Purkayastha et al. | A Zero-Crossing Algorithm-Based Digital Phase-Locked Loop | |
Wei | Influence Analysis of Carrier Phase Noise on Modulation and Demodulation Performance in Satellite Communication Downlink | |
Zicari et al. | A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals |