Shiri et al., 2022 - Google Patents
SR‐GDI CNTFET‐based magnitude comparator for new generation of programmable integrated circuitsShiri et al., 2022
- Document ID
- 10898063217704682846
- Author
- Shiri N
- Sadeghi A
- Rafiee M
- Bigonah M
- Publication year
- Publication venue
- International Journal of Circuit Theory and Applications
External Links
Snippet
The performance of the programmable integrated circuits (ICs) like digital signal processors (DSPs), central processing units (CPUs), and microcontrollers is highly dependent on the magnitude comparators. This article presents a new reliable and efficient 1‐bit comparator …
- 238000000034 method 0 abstract description 35
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Moaiyeri et al. | Design of energy-efficient and robust ternary circuits for nanotechnology | |
Moaiyeri et al. | A universal method for designing low‐power carbon nanotube FET‐based multiple‐valued logic circuits | |
Sharma et al. | CNTFET-based design of ternary arithmetic modules | |
Faghih Mirzaee et al. | High‐efficient circuits for ternary addition | |
Shiri et al. | SR‐GDI CNTFET‐based magnitude comparator for new generation of programmable integrated circuits | |
Sardroudi et al. | A low-power dynamic ternary full adder using carbon nanotube field-effect transistors | |
Reshadinezhad et al. | An energy-efficient full adder cell using CNFET technology | |
Sharifi et al. | Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach | |
Sardroudi et al. | CNFET-based design of efficient ternary half adder and 1-trit multiplier circuits using dynamic logic | |
Ghorbani et al. | A new low-power dynamic-GDI full adder in CNFET technology | |
Jafarzadehpour et al. | Low‐power consumption ternary full adder based on CNTFET | |
Panahi et al. | CNFET-based approximate ternary adders for energy-efficient image processing applications | |
Moaiyeri et al. | An ultra-low-power and robust ternary static random access memory cell based on carbon nanotube FETs | |
Abbasian et al. | GNRFET-and CNTFET-based designs of highly efficient 22 T unbalanced single-trit ternary multiplier cell | |
Abbasian et al. | An ultra‐low power and energy‐efficient ternary Half‐Adder based on unary operators and two ternary 3: 1 multiplexers in 32‐nm GNRFET technology | |
Tabrizchi et al. | A novel ternary half adder and multiplier based on carbon nanotube field effect transistors | |
Nemati et al. | Comprehensive survey of ternary full adders: Statistics, corrections, and assessments | |
Abiri et al. | Reversible logic-based magnitude comparator (RMC) circuit using modified-GDI technique for motion detection applications in image processing | |
Tabrizchi et al. | Energy efficient tri-state CNFET ternary logic gates | |
Fakhari et al. | A low-power and area-efficient quaternary adder based on CNTFET switching logic | |
Maleknejad et al. | A low-power high-speed hybrid multi-threshold full adder design in CNFET technology | |
Sadeghi et al. | Voltage over‐scaling CNT‐based 8‐bit multiplier by high‐efficient GDI‐based counters | |
Taheri et al. | Comparative analysis of adiabatic full adder cells in CNFET technology | |
Avan et al. | High‐speed energy efficient process, voltage and temperature tolerant hybrid multi‐threshold 4: 2 compressor design in CNFET technology | |
Sharifi et al. | Design of quaternary 4–2 and 5–2 compressors for nanotechnology |