Kuo et al., 2008 - Google Patents
Low-power ANSI S1. 11 filter bank for digital hearing aidsKuo et al., 2008
- Document ID
- 10710822262747689060
- Author
- Kuo Y
- Lin T
- Li Y
- Lin C
- Liu C
- Publication year
- Publication venue
- 2008 International Conference on Signals and Electronic Systems
External Links
Snippet
This paper presents a low-power filter bank design for digital hearing aids, which is compliant with the ANSI S1. 11 standard. A multi-rate filtering algorithm and its coefficient design method are proposed, which reduce 94% multiplications. The power dissipation is …
- 238000004422 calculation algorithm 0 abstract description 11
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0264—Filter sets with mutual related characteristics
- H03H17/0266—Filter banks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3308243B2 (en) | Hearing aid and method of operating the hearing aid | |
Kuo et al. | Design and implementation of low-power ANSI S1. 11 filter bank for digital hearing aids | |
Chong et al. | A 16-channel low-power nonuniform spaced filter bank core for digital hearing aids | |
US5225836A (en) | Electronic filters, repeated signal charge conversion apparatus, hearing aids and methods | |
Xanthopoulos et al. | A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization | |
Amirtharajah et al. | A micropower programmable DSP using approximate signal processing based on distributed arithmetic | |
Liu et al. | 10-ms 18-band quasi-ANSI S1. 11 1/3-octave filter bank for digital hearing aids | |
Amir et al. | Low-complexity implementation of efficient reconfigurable structure for cost-effective hearing aids using fractional interpolation | |
Acharyya et al. | Memory reduction methodology for distributed-arithmetic-based DWT/IDWT exploiting data symmetry | |
Kuo et al. | Low-power ANSI S1. 11 filter bank for digital hearing aids | |
Chang et al. | A low power hearing aid computing platform using lightweight processing elements | |
Subbulakshmi et al. | MACGDI: Low power MAC based filter Bank using GDI logic for hearing aid applications | |
Erdogan et al. | Low power FIR filter implementations based on coefficient ordering algorithm | |
Tharini et al. | 21 band 1/3-octave filter bank for digital hearing aids | |
US9893714B2 (en) | Configurable FIR filter with segmented cells | |
Annangi et al. | ASIC implementation of efficient 16-parallel fast FIR algorithm filter structure | |
Setiawan et al. | Design and Implementation of A Low Power FIR Filter Bank | |
Carbognani et al. | 42% power savings through glitch-reducing clocking strategy in a hearing aid application | |
Chung | The usage of dual edge triggered flip-flops in low power, low voltage applications | |
Kotha et al. | An approach for efficient FIR filter design for hearing aid application | |
Philip et al. | Delay Efficient Cosine Modulated Reconfigurable Filter Bank for Digital Hearing Aids targeting Noise Induced Hearing Loss | |
Wu et al. | Algorithm-based low-power DSP system design: methodology and verification | |
Tan et al. | A novel low-voltage low-power wave digital filter bank for an intelligent noise reduction digital hearing instrument | |
Ou et al. | An energy-efficient, high-precision SFP LPFIR filter engine for digital hearing aids | |
Bhuyan et al. | Design and Implementation of an Area and Power-efficient Reconfigurable Hearing Aid using Interpolated Sub-band Distribution |