[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Alves et al., 2011 - Google Patents

Dynamic test set selection using implication-based on-chip diagnosis

Alves et al., 2011

View PDF
Document ID
10751757801828090162
Author
Alves N
Shi Y
Imbriglia N
Dworak J
Nepal K
Bahar R
Publication year
Publication venue
2011 Sixteenth IEEE European Test Symposium

External Links

Snippet

We propose using logic implications as a source of online diagnostic data for on-chip test set selection by taking advantage of their ability to automatically identify a restricted set of faults as the potential cause of an observed error. This information will be used to dynamically …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31717—Interconnect testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3668—Software testing
    • G06F11/3672—Test management
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices

Similar Documents

Publication Publication Date Title
Reddy et al. Compact test sets for high defect coverage
US8006152B2 (en) Scan chain fail diagnostics
CN1811726A (en) On-chip circuitry for bus validation
CN103885876B (en) Method of testing and equipment
Pomeranz Computation of seeds for LFSR-based diagnostic test generation
US8566766B2 (en) Method for detecting small delay defects
Alves et al. Dynamic test set selection using implication-based on-chip diagnosis
CN106771961A (en) board card testing method and system
Amyeen et al. A joint diagnostic test generation procedure with dynamic test compaction
EP1526459A3 (en) Improved method for diagnosing complex system faults
US9194916B2 (en) Method with system and program product for prioritizing clock domains for testing of integrated circuit designs
US9557383B2 (en) Partitioned scan chain diagnostics using multiple bypass structures and injection points
Pomeranz et al. A diagnostic test generation procedure for combinational circuits based on test elimination
GB2609110A (en) Executing tests in deterministic order
Zhang et al. Cost-driven optimization of coverage of combined built-in self-test/automated test equipment testing
Pomeranz Non-Uniform Coverage by $ n $-Detection Test Sets
Pomeranz et al. Observation point placement for improved logic diagnosis based on large sets of candidate faults
Pomeranz et al. TOV: sequential test generation by ordering of test vectors
US9568550B1 (en) Identifying failure indicating scan test cells of a circuit-under-test
Pomeranz Diagnostic test generation that addresses diagnostic holes
Pomeranz et al. On maximizing the fault coverage for a given test length limit in a synchronous sequential circuit
US9429621B2 (en) Implementing enhanced scan chain diagnostics via bypass multiplexing structure
Pomeranz et al. Generation of broadside transition-fault test sets that detect four-way bridging faults
Addepalli et al. Using fault detection tests to produce diagnostic tests targeting large sets of candidate faults
Pomeranz et al. Test sequences to achieve high defect coverage for synchronous sequential circuits