[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Li et al., 2019 - Google Patents

Dr. CU 2.0: A scalable detailed routing framework with correct-by-construction design rule satisfaction

Li et al., 2019

View PDF
Document ID
10686331451886601104
Author
Li H
Chen G
Jiang B
Chen J
Young E
Publication year
Publication venue
2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

External Links

Snippet

Detailed routing becomes a crucial challenge in VLSI design with shrinking feature size and increasing design complexity. More complicated design rules were added to guarantee manufacturability, which made detailed routing an even harder task to achieve in the design …
Continue reading at chengengjie.github.io (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G06F17/30961—Trees
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
Li et al. Dr. CU 2.0: A scalable detailed routing framework with correct-by-construction design rule satisfaction
Xu et al. PARR: Pin-access planning and regular routing for self-aligned double patterning
US9852253B2 (en) Automated layout for integrated circuits with nonstandard cells
JP4474404B2 (en) Packing-based macro placement method and semiconductor chip using the same
US8429582B1 (en) Methods, systems, and articles of manufacture for smart pattern capturing and layout fixing
Liu et al. A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing
Kahng et al. Tritonroute: The open-source detailed router
US20110185329A1 (en) Generating and using route fix guidance
GB2522102A (en) A computer implemented system and method for generating a layout of a cell defining a circuit component
CN111553125A (en) Ultra-large-scale integrated circuit detailed wiring method considering advanced technology
US20220405458A1 (en) Machine-learning-based power/ground (p/g) via removal
US11694016B2 (en) Fast topology bus router for interconnect planning
TWI781610B (en) Method and system for manufacturing semiconductor device and non-transitory computer readable storage medium for operating the method
Zhuang et al. Trader: a practical track-assignment-based detailed router
US8132141B2 (en) Method and apparatus for generating a centerline connectivity representation
US8181143B2 (en) Method and apparatus for generating a memory-efficient representation of routing data
US11861286B2 (en) Segregating defects based on computer-aided design (CAD) identifiers associated with the defects
US20190094709A1 (en) Method, system, and storage medium for resolving coloring conflict in multi-patterning lithography
Wang et al. FastPass: Fast pin access analysis with incremental SAT solving
Abel On the automated layout of multi-layer planar wiring and a related graph coloring problem
US20120159412A1 (en) Transistor-level layout synthesis
Su et al. DSA-compliant routing for two-dimensional patterns using block copolymer lithography
Flach et al. An incremental timing-driven flow using quadratic formulation for detailed placement
Li Advanced Node Physical Design, Attack and Anti-attack
US11586796B1 (en) Keep-through regions for handling end-of-line rules in routing