[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Singh et al., 2012 - Google Patents

Design flow of reconfigurable embedded system architecture using LUTs/PLAs

Singh et al., 2012

Document ID
10566607491034398796
Author
Singh S
Singh R
Bhatia M
Publication year
Publication venue
2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing

External Links

Snippet

Hardware acceleration and optimization remarkably increases the performance of embedded systems built with reconfigurable computing devices. Reconfigurable computing perform with the help of Reconfigurable devices like FPGA which offer a technique for …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design

Similar Documents

Publication Publication Date Title
Patel et al. An architectural exploration of via patterned gate arrays
US9172378B1 (en) Programmable logic device having logic elements with dedicated hardware to configure look up tables as registers
Singh et al. Design flow of reconfigurable embedded system architecture using LUTs/PLAs
CA2648896A1 (en) A hybrid nanotube/cmos dynamically reconfigurable architecture and an integrated design optimization method and system therefor
US8836368B2 (en) Non-LUT field-programmable gate arrays
Lin et al. Optimal simultaneous mapping and clustering for FPGA delay optimization
Singh et al. Performance evaluation of hybrid reconfigurable computing architecture over symmetrical FPGAs
US9231594B2 (en) Non-LUT field-programmable gate arrays
Qasim et al. An overview of advanced FPGA architectures for optimized hardware realization of computation intensive algorithms
Lin et al. A routing fabric for monolithically stacked 3D-FPGA
Singh et al. CAD for delay optimization of symmetrical FPGA architecture through hybrid LUTs/PLAs
Chtourou et al. On exploiting partitioning-based placement approach for performances improvement of 3d fpga
Chtourou et al. Improvement of cluster-based Mesh FPGA architecture using novel hierarchical interconnect topology and long routing wires
Kumar et al. Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead
Kaviani et al. Technology mapping issues for an FPGA with lookup tables and PLA-like blocks
Jordan et al. MU-decoders: A class of fast and efficient configurable decoders
Iqbal et al. “Multi-Circuit”: Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits
Zhao et al. A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory
Wang et al. A 1.1 GOPS/mW FPGA chip with hierarchical interconnect fabric
Soofiani et al. Area efficient switch box topologies for 3d fpgas
Amagasaki et al. An embedded reconfigurable IP core with variable grain logic cell architecture
Bucur Performance mapping of k-LUT based FPGAs
Bouaziz et al. Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance
Anitha et al. Comparative study of Braun’s multiplier using FPGA devices
Soudris et al. Amdrel: a novel low-energy fpga architecture and supporting cad tool design flow