Lee et al., 1990 - Google Patents
A novel design of binary majority gate and its application to median filteringLee et al., 1990
- Document ID
- 10494909409653590688
- Author
- Lee C
- Jen C
- Publication year
- Publication venue
- 1990 IEEE International Symposium on Circuits and Systems (ISCAS)
External Links
Snippet
A majority gate composed of output-wired inverters is proposed. A simple circuit for the majority gate constructed by conventional CMOS inverters is presented. The transistors are fewer and the delay time is constant, regardless of input numbers. A bit-level median filtering …
- 238000001914 filtration 0 title abstract description 10
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/15—Correlation function computation including computation of convolution operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Lee et al. | Bit-sliced median filter design based on majority gate | |
| US4174514A (en) | Parallel partitioned serial neighborhood processors | |
| US5471627A (en) | Systolic array image processing system and method | |
| US4677499A (en) | Digital time base corrector | |
| US5045854A (en) | Integrated high speed synchronous counter with asynchronous read-out | |
| JPS5910099B2 (en) | Majority decision circuit | |
| Singleton | Generalized snake-in-the-box codes | |
| Moshnyaga et al. | An efficient implementation of 1-D median filter | |
| Chen et al. | VLSI implementation of a selective median filter | |
| Pedroni | Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations | |
| US4691302A (en) | Circuit arrangement comprising a matrix-shaped memory arrangement for variably adjustable delay of digital signals | |
| Lee et al. | A novel design of binary majority gate and its application to median filtering | |
| Sternberg | Pipeline architectures for image processing | |
| US6272476B1 (en) | Programmable and expandable fuzzy processor for pattern recognition | |
| US4829585A (en) | Electronic image processing circuit | |
| US4748595A (en) | Circuit arrangement comprising a matrix-shaped memory arrangement for variably adjustable delay of digital signals | |
| US4891782A (en) | Parallel neural network for a full binary adder | |
| Tomberg et al. | Fully digital neural network implementation based on pulse density modulation | |
| US5493522A (en) | Fast arithmetic modulo divider | |
| US6735684B1 (en) | Parallel-processing apparatus and method | |
| Hiasat et al. | Bit-serial architecture for rank order and stack filters | |
| Watta et al. | Decoupled-voting hamming associative memory networks | |
| Kalim et al. | Semi-parallel rank-order filtering in analog VLSI | |
| Zuccarello et al. | 32× 32 winner-take-all matrix with single winner selection | |
| van Daalen et al. | Probabilistic bit stream neural chip: Implementation |