[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Krzyżewski et al., 2017 - Google Patents

Miscut dependent surface evolution in the process of N-polar GaN (0001¯) growth under N-rich condition

Krzyżewski et al., 2017

View PDF
Document ID
1022145896838433484
Author
Krzyżewski F
Załuska-Kotur M
Turski H
Sawicka M
Skierbiszewski C
Publication year
Publication venue
Journal of Crystal Growth

External Links

Snippet

The evolution of surface morphology during the growth of N-polar (000 1¯) GaN under N- rich conditions is studied by kinetic Monte Carlo (kMC) simulations for two substrates miscuts 2° and 4°. The results are compared with experimentally observed surface …
Continue reading at arxiv.org (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/122—Single quantum well structures

Similar Documents

Publication Publication Date Title
Kaufmann et al. Critical impact of Ehrlich–Schwöbel barrier on GaN surface morphology during homoepitaxial growth
Kiravittaya et al. Growth of three-dimensional quantum dot crystals on patterned GaAs (0 0 1) substrates
Krzyżewski et al. Miscut dependent surface evolution in the process of N-polar GaN (0001¯) growth under N-rich condition
Madsen et al. Experimental determination of adatom diffusion lengths for growth of InAs nanowires
Persson et al. Growth mechanisms for GaAs nanowires grown in CBE
Ageev et al. Monte Carlo simulation of the kinetic effects on GaAs/GaAs (001) MBE growth
Teichert Self-organized semiconductor surfaces as templates for nanostructured magnetic thin films
Krzyzewski et al. Wetting layer evolution in InAs/GaAs (001) heteroepitaxy: effects of surface reconstruction and strain
Evtikhiev et al. AFM study on MBE kink-flow growth of ordered InAs quantum dots on GaAs (001) vicinal surface misoriented towards the [010] direction
Bell et al. Direct observation of anisotropic step activity on GaAs (001)
Rogilo et al. Structural and morphological instabilities of the Si (1 1 1)-7× 7 surface during silicon growth and etching by oxygen and selenium
Filimonov et al. Dislocation networks in conventional and surfactant-mediated Ge/Si (1 1 1) epitaxy
Mińkowski et al. Self-organization process in crystalline PbTe/CdTe multilayer structures: Experiment and Monte Carlo simulations
Kalke et al. A kinetic Monte Carlo simulation of chemical vapor deposition: non-monotonic variation of surface roughness with growth temperature
Karmous et al. Ordering of Ge nanocrystals using FIB nanolithography
Motta et al. Controlling the quantum dot nucleation site
Zhong et al. Growth of Ge islands on prepatterned Si (0 0 1) substrates
Ishii et al. Kinetics of homoepitaxial growth on GaAs (100) studied by two-component Monte Carlo simulation
Kawamura et al. Role of As during homoepitaxial growth on GaAs (001) studied using Monte Carlo simulation
Poser et al. Growth of spatially ordered InAs quantum dots on step-bunched vicinal GaAs (1 0 0) substrates
Boishin et al. Growth of cobalt on the nanostructured Cu–CuO (110) surface
Shchukin et al. Thermodynamics and kinetics of quantum dot growth
Balzarotti et al. Steps and Ge epitaxy on vicinal Si (111) surfaces: An STM study
Goldys et al. Growth optimization of GaSb/GaAs self-assembled quantum dots grown by MOCVD
Bedanov et al. Anisotropic diffusion and island formation in the MBE growth of Si (001)