[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Almurib et al., 2016 - Google Patents

Design and evaluation of a memristor‐based look‐up table for non‐volatile field programmable gate arrays

Almurib et al., 2016

View PDF @Full View
Document ID
10248092715547590809
Author
Almurib H
Kumar T
Lombardi F
Publication year
Publication venue
IET Circuits, Devices & Systems

External Links

Snippet

This study presents the detailed design and analysis of a new memristor‐based look‐up table (LUT) for field programmable gate arrays (FPGAs). The proposed memory utilises memristors as storage elements with N‐type metal–oxide–semiconductor transistors for row …
Continue reading at ietresearch.onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00—Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04—Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/14—Selection of switching materials

Similar Documents

Publication Publication Date Title
Almurib et al. Design and evaluation of a memristor‐based look‐up table for non‐volatile field programmable gate arrays
Huang et al. A low active leakage and high reliability phase change memory (PCM) based non-volatile FPGA storage element
Siemon et al. Stateful three-input logic with memristive switches
Wei et al. Design of a nonvolatile 7T1R SRAM cell for instant-on operation
Haron et al. DfT schemes for resistive open defects in RRAMs
US9406379B2 (en) Resistive random access memory with non-linear current-voltage relationship
Almurib et al. A memristor-based LUT for FPGAs
Kumar et al. A novel design of a memristor-based look-up table (LUT) for FPGA
US9899079B2 (en) Memory devices
Kim et al. Numerical study of read scheme in one-selector one-resistor crossbar array
US10891998B2 (en) Memory device operating based on a write current for a given operation condition and a method of driving the write current
Liu et al. Efficient March test algorithm for 1T1R cross‐bar with complete fault coverage
Ham et al. Low-Power $ V_ {\bf DD} $/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array
Chiu et al. A differential 2R crosspoint RRAM array with zero standby current
Kumar et al. Design of a memristor-based look-up table (LUT) for low-energy operation of FPGAs
Khaleghi et al. A resistive RAM-based FPGA architecture equipped with efficient programming circuitry
Sharma et al. High performance process variations aware technique for sub-threshold 8T-SRAM cell
Ho et al. Configurable memristive logic block for memristive-based FPGA architectures
Faruque et al. Memristor-based low-power high-speed nonvolatile hybrid memory array design
Vijay et al. Radiation effects on memristor-based non-volatile SRAM cells
Ravi et al. Memristor‐based 2D1M architecture: Solution to sneak paths in multilevel memory
Lalchhandama et al. In-memory computing on resistive ram systems using majority operation
Ho et al. One-bit non-volatile memory cell using memristor and transmission gates
Sworna et al. Low‐power and area efficient binary coded decimal adder design using a look up table‐based field programmable gate array
Song et al. An efficient method for evaluating RRAM crossbar array performance