[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Freund et al., 1996 - Google Patents

Small-signal circuit analysis and sensitivity computations with the PVL algorithm

Freund et al., 1996

View PS
Document ID
982404098611903537
Author
Freund R
Feldmann P
Publication year
Publication venue
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

External Links

Snippet

We describe the application of the PVL algorithm to the small-signal analysis of circuits, including sensitivity computations. The PVL algorithm is based on the efficient computation of the Pade approximation of the network transfer function via the Lanczos process. The …
Continue reading at 9p.io (PS) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G06F17/13—Differential equations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/02—Component-based CAD
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/04—CAD in a network environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/16—Numerical modeling

Similar Documents

Publication Publication Date Title
Feldmann et al. Efficient linear circuit analysis by Padé approximation via the Lanczos process
Freund et al. Small-signal circuit analysis and sensitivity computations with the PVL algorithm
US5537329A (en) Apparatus and method for analyzing circuits
Feldmann et al. Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm
Branin Jr Computer methods of network analysis
US5379231A (en) Method and apparatus for simulating a microelectric interconnect circuit
Mohebbi et al. High order compact solution of the one‐space‐dimensional linear hyperbolic equation
Freund Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation
US7096174B2 (en) Systems, methods and computer program products for creating hierarchical equivalent circuit models
Feng et al. A fully adaptive scheme for model order reduction based on moment matching
Freund et al. Reduced-order modeling of large linear passive multi-terminal circuits using matrix-Padé approximation
Vachoux et al. Analog and Mixed-Signal Hardware Description Language
Li et al. Model order reduction of parameterized interconnect networks via a two-directional Arnoldi process
Zhu et al. A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology
Vlach et al. Modern CAD methods for analysis of switched networks
US20050160387A1 (en) Methods to generate state space models by closed forms and transfer functions by recursive algorithms for RLC interconnect and transmission line and their model reduction and simulations
Freund et al. Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm
Liu et al. Behavioral representations for VCO and detectors in phase-lock systems
Khazaka et al. Efficient sensitivity analysis of transmission-line networks using model-reduction techniques
Borutzky et al. Bond graph based frequency domain sensitivity analysis of multidisciplinary systems
Qi et al. Wideband passive multiport model order reduction and realization of RLCM circuits
Gala et al. Inductance model and analysis methodology for high-speed on-chip interconnect
Li et al. SILCA: Fast-yet-accurate time-domain simulation of VLSI circuits with strong parasitic coupling effects
Freund Recent advances in structure-preserving model order reduction
Malik et al. Second-order arnoldi reduction using weighted gaussian kernel