[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Asadi et al., 2017 - Google Patents

A routing algorithm for reducing optical loss in photonic Networks-on-Chip

Asadi et al., 2017

Document ID
9771976284642836253
Author
Asadi B
Reshadi M
Khademzadeh A
Publication year
Publication venue
Photonic Network Communications

External Links

Snippet

Abstract Photonic Network-on-Chips is a new generation of Network-on-Chips and has been proposed as a novel solution for the communication infrastructure of chip multiprocessors as well as a different solution to eliminate limitations of Network-on-Chips. Photonic Network-on …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric

Similar Documents

Publication Publication Date Title
Ye et al. 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip
Gu et al. A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip
Gu et al. A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip
Asadi et al. A routing algorithm for reducing optical loss in photonic Networks-on-Chip
Koohi et al. All-optical wavelength-routed NoC based on a novel hierarchical topology
Mo et al. A hierarchical hybrid optical-electronic network-on-chip
Wu et al. An inter/intra-chip optical network for manycore processors
Guo et al. Low insertion loss and non-blocking microring-based optical router for 3D optical network-on-chip
EP3296781B1 (en) On-chip optical interconnection structure and network
Fusella et al. H 2 ONoC: A hybrid optical–electronic NoC based on hybrid topology
Kao et al. Design of a bufferless photonic clos network-on-chip architecture
Tan et al. Venus: A low-latency, low-loss 3-D hybrid network-on-chip for kilocore systems
Ben Ahmed et al. Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems
Ye et al. 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Asadinia et al. Surix: Non-blocking and low insertion loss micro-ring resonator-based optical router for photonic network on chip
Yao et al. Thermal-sensitive design and power optimization for a 3D torus-based optical NoC
Ye et al. Thermal-aware design and simulation approach for optical NoCs
Koohi et al. Scalable architecture for a contention-free optical network on-chip
Yahya et al. Optical versus electrical: performance evaluation of network on-chip topologies for UWASN manycore processors
Asadi et al. Network-on-chip and photonic network-on-chip basic concepts: a survey
Bahirat et al. Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors
Guo et al. Designs of 3D mesh and torus optical Network-on-Chips: Topology, optical router and routing module
Li et al. A hybrid packet-circuit switched router for optical network on chip
Reza et al. A loss aware scalable topology for photonic on chip interconnection networks
Li et al. A large-scale nesting ring multi-chip architecture for manycore processor systems