[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kawamura et al., 2008 - Google Patents

Network Processing on an SPE Core in Cell Broadband Engine

Kawamura et al., 2008

View PDF
Document ID
9755327440801083392
Author
Kawamura Y
Yamazaki T
Kyusojin H
Ishiwata T
Horie K
Publication year
Publication venue
2008 16th IEEE Symposium on High Performance Interconnects

External Links

Snippet

Cell Broadband Engine is a multi-core system on a chip and is composed of a general- purpose Power Processing Element (PPE) and eight Synergistic Processing Elements (SPEs). Its high computational performance is achieved mainly through the SPE's …
Continue reading at old.hoti.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogramme communication; Intertask communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Programme control for peripheral devices

Similar Documents

Publication Publication Date Title
US20240364641A1 (en) Switch-managed resource allocation and software execution
Jeong et al. {mTCP}: a highly scalable user-level {TCP} stack for multicore systems
Fusco et al. High speed network traffic analysis with commodity multi-core systems
García-Dorado et al. High-performance network traffic processing systems using commodity hardware
US7000048B2 (en) Apparatus and method for parallel processing of network data on a single processing thread
KR101150928B1 (en) Network architecture and method for processing packet data using the same
EP3625940A1 (en) Data processing unit for compute nodes and storage nodes
Shalev et al. {IsoStack—Highly} Efficient Network Processing on Dedicated Cores
EP2240852B1 (en) Scalable sockets
Marian et al. Netslices: Scalable multi-core packet processing in user-space
WO2014113059A1 (en) Network overlay system and method using offload processors
WO2009068461A1 (en) Virtualised receive side scaling
Marinos et al. Disk| Crypt| Net: rethinking the stack for high-performance video streaming
US20230139762A1 (en) Programmable architecture for stateful data plane event processing
Ahuja et al. Cache-aware affinitization on commodity multicores for high-speed network flows
US20240259322A1 (en) Systems, devices and methods with offload processing devices
Papadogiannaki et al. Efficient software packet processing on heterogeneous and asymmetric hardware architectures
Hanford et al. Improving network performance on multicore systems: Impact of core affinities on high throughput flows
Das et al. Memory management in activermt: Towards runtime-programmable switches
Kwon et al. Dcs-ctrl: a fast and flexible device-control mechanism for device-centric server architecture
Su et al. Pipedevice: a hardware-software co-design approach to intra-host container communication
Tang et al. Towards high-performance packet processing on commodity multi-cores: current issues and future directions
Kawamura et al. Network Processing on an SPE Core in Cell Broadband Engine
Suo et al. Characterizing networking performance and interrupt overhead of container overlay networks
Heil et al. Architecture and performance of the hardware accelerators in IBM’s PowerEN processor