Yamashita et al., 1998 - Google Patents
Message routing latency‐minimizing method in an ASIC design for distributed cooperative communication protocol processingYamashita et al., 1998
- Document ID
- 9566838771770584463
- Author
- Yamashita H
- Suguri T
- Kinoshita S
- Okada Y
- Oguri K
- Publication year
- Publication venue
- Systems and Computers in Japan
External Links
Snippet
In the field of distributed systems, research proceeds on reducing communication overhead by using a ring‐type high‐speed network to interconnect nodes and to reduce the number of transmissions, and by migrating cooperative functions such as load distribution and fault …
- 238000004891 communication 0 title abstract description 40
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/42—Loop networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
- H04L49/253—Connections establishment or release between ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—High level architectural aspects of 7-layer open systems interconnection [OSI] type protocol stacks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
- H04L29/02—Communication control; Communication processing contains provisionally no documents
- H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6272134B1 (en) | Multicast frame support in hardware routing assist | |
US7882278B2 (en) | Utilizing programmable channels for allocation of buffer space and transaction control in data communications | |
TW581950B (en) | Multiple logical interfaces to a shared coprocessor resource | |
US5119481A (en) | Register bus multiprocessor system with shift | |
US7277974B2 (en) | Data communication method and apparatus utilizing credit-based data transfer protocol and credit loss detection mechanism | |
EP0992056B1 (en) | Search engine architecture for a high performance multi-layer switch element | |
USRE43825E1 (en) | System and method for data forwarding in a programmable multiple network processor environment | |
US6487619B1 (en) | Multiprocessor system that communicates through an internal bus using a network protocol | |
US7398339B1 (en) | Method and system for improving the latency in a data transmission system | |
US6490630B1 (en) | System and method for avoiding deadlock in multi-node network | |
US6959358B2 (en) | Distributed content addressable memory | |
Liu et al. | Formal analysis and verification of DDS in ROS2 | |
US20040100900A1 (en) | Message transfer system | |
US7249207B2 (en) | Internal data bus interconnection mechanism utilizing central interconnection module converting data in different alignment domains | |
JP3641834B2 (en) | Parallel processor system and packet discard method suitable therefor | |
US6266336B1 (en) | Apparatus and method for setting A/C bits in token ring frames for switches | |
Yamashita et al. | Message routing latency‐minimizing method in an ASIC design for distributed cooperative communication protocol processing | |
EP0322116B1 (en) | Interconnect system for multiprocessor structure | |
US20060174050A1 (en) | Internal data bus interconnection mechanism utilizing shared buffers supporting communication among multiple functional components of an integrated circuit chip | |
Shoemaker et al. | Numesh: An architecture optimized for scheduled communication | |
CA2283229C (en) | Elastic bus interface data buffer | |
JP2001195346A (en) | Data transfer controller for parallelly executing transfer dimension calculation and invalidation decision | |
CN115643205B (en) | Communication control unit for data production and consumption subjects, and related apparatus and method | |
US6529991B1 (en) | Ordering mechanism, ordering method and computer program product for implementing PCI peer to functions | |
Pyssysalo | Proving properties of a new high speed data bus with predicate/transition nets |