Krylov et al., 2023 - Google Patents
Rapid Single Flux Quantum (RSFQ) CircuitsKrylov et al., 2023
- Document ID
- 9513094354027869969
- Author
- Krylov G
- Jabbari T
- Friedman E
- Publication year
- Publication venue
- Single Flux Quantum Integrated Circuit Design
External Links
Snippet
In this chapter, the most popular type of superconductive digital logic—rapid single flux quantum (RSFQ) logic—is described. The basic building blocks of digital RSFQ circuits are reviewed in this chapter. Different types of transmission lines for this technology—JTL and …
- 230000004907 flux 0 title abstract description 27
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
- H03K17/92—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using superconductive devices
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/38—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of superconductive devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Jabbari et al. | Splitter trees in single flux quantum circuits | |
Jabbari et al. | Global interconnects in VLSI complexity single flux quantum systems | |
Krylov et al. | Design methodology for distributed large-scale ERSFQ bias networks | |
US4275314A (en) | Josephson Atto-Weber switch | |
Takeuchi et al. | Simulation of sub-kBT bit-energy operation of adiabatic quantum-flux-parametron logic with low bit-error-rate | |
Jabbari et al. | H-tree clock synthesis in RSFQ circuits | |
Inoue et al. | Simulation and experimental demonstration of logic circuits using an ultra-low-power adiabatic quantum-flux-parametron | |
WO2019190810A1 (en) | Superconducting integrated circuits with clock signals distributed via inductive coupling | |
Jabbari et al. | Transmission lines in VLSI complexity single flux quantum systems | |
Kashima et al. | 64-GHz datapath demonstration for bit-parallel SFQ microprocessors based on a gate-level-pipeline structure | |
Katam et al. | Design of multiple fanout clock distribution network for rapid single flux quantum technology | |
Krylov et al. | Bias distribution in ERSFQ VLSI circuits | |
CN112740555A (en) | Superconducting circuit for forbidden gate with exclusive-OR gate and AND gate | |
Krylov et al. | Rapid Single Flux Quantum (RSFQ) Circuits | |
Krylov et al. | Inductive noise coupling in multilayer superconductive ICs | |
Polonsky | Delay insensitive RSFQ circuits with zero static power dissipation | |
Kameda et al. | High-speed demonstration of single-flux-quantum cross-bar switch up to 50 GHz | |
Krylov et al. | Transmission Lines in VLSI Complexity Single Flux Quantum Systems | |
Krylov et al. | Splitter Trees in Single Flux Quantum Circuits | |
Jabbari et al. | Frequency limitation due to switching transition of the bias current in bidirectional RSFQ logic | |
Krylov et al. | Dynamic Single Flux Quantum Majority Gates | |
Bautista et al. | Superconducting shuttle-flux shift buffer for race logic | |
JPS60199227A (en) | Method for constituting superconduction circuit | |
Krylov et al. | SFQ/DQFP Interface Circuits | |
Krylov et al. | GALS Clocking and Shared Interconnect for Large-Scale SFQ Systems |