[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Ilagan et al., 2020 - Google Patents

Vision-Based Metal Oxide Semiconductor Transistor-Level Layout Error Classification Using EfficientNet Model

Ilagan et al., 2020

Document ID
9436832245413003941
Author
Ilagan L
Concepcion R
Cabatuan M
Roque C
Publication year
Publication venue
2020 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC)

External Links

Snippet

In response to the emerging challenges of providing intelligent dynamic integrated circuit (IC) layout checking, computer vision in IC design and constraint engineering highlights the opportunities of computational intelligence solutions. In this study, vision-based system …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]

Similar Documents

Publication Publication Date Title
Shen et al. Inductive fault analysis of MOS integrated circuits
US9043738B2 (en) Machine-learning based datapath extraction
US7617467B2 (en) Electrostatic discharge device verification in an integrated circuit
US8086978B2 (en) Method and system for performing statistical leakage characterization, analysis, and modeling
US20050251771A1 (en) Integrated circuit layout design methodology with process variation bands
US20080010623A1 (en) Semiconductor device verification system and semiconductor device fabrication method
TW201712578A (en) Method of parameter extraction and system thereof
US9703658B2 (en) Identifying failure mechanisms based on a population of scan diagnostic reports
US8813006B1 (en) Accelerated characterization of circuits for within-die process variations
US10002224B2 (en) Interactive routing of connections in circuit using auto welding and auto cloning
Saurabh Introduction to VLSI design flow
US11893332B2 (en) Global mistracking analysis in integrated circuit design
US6321168B1 (en) Means of calculating power consumption characteristic and method thereof
Ilagan et al. Vision-Based Metal Oxide Semiconductor Transistor-Level Layout Error Classification Using EfficientNet Model
Tam et al. SLIDER: Simulation of layout-injected defects for electrical responses
Saraogi et al. CNN Based design rule checker for VLSI layouts
Ilagan et al. A 90 nm Static CMOS Technology Gate-Level Integrated Circuit Layout Classification and Error Detection Using EfficientNet Model
CN114520504A (en) Automated method for checking electrostatic discharge effects on a sacrificial device
CN116438536A (en) Modeling timing behavior using extended sensitivity data of physical parameters
Li et al. Identifying lithography weak-points of standard cells with partial pattern matching
US11972191B2 (en) System and method for providing enhanced net pruning
US11573873B1 (en) Adaptive cell-aware test model for circuit diagnosis
Wang et al. Lithography Hotspot Detection Based on Transfer Learning With High Resolution Networks
Shin AI-EDA: toward a holistic approach to AI-powered EDA
Madge New test paradigms for yield and manufacturability