Luculli, 2004 - Google Patents
Efficient and effective simulation of memory maps for system-on-chipLuculli, 2004
- Document ID
- 9382570063248365154
- Author
- Luculli G
- Publication year
- Publication venue
- Proceedings. 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2004.
External Links
Snippet
The design of complex system-on-chip (SOC) requires new methods and tools for the optimization of embedded software which is executed on ever more complex hardware architectures. The tuning of the memory subsystem is particularly difficult due to the many …
- 230000015654 memory 0 title abstract description 67
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/443—Optimisation
- G06F8/4441—Reducing the execution time required by the program code
- G06F8/4442—Reducing the number of cache misses; Data prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/3476—Data logging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3604—Software analysis for verifying properties of programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/885—Monitoring specific for caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/68—Processors
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Ding et al. | Improving cache performance in dynamic applications through data and computation reorganization at run time | |
Yi et al. | Simulation of computer architectures: Simulators, benchmarks, methodologies, and recommendations | |
Tan et al. | High-level software energy macro-modeling | |
US20100115494A1 (en) | System for dynamic program profiling | |
US6772106B1 (en) | Retargetable computer design system | |
US20120185820A1 (en) | Tool generator | |
CN108885579B (en) | Method and apparatus for data mining from kernel tracing | |
Zhao et al. | Source-level performance, energy, reliability, power and thermal (PERPT) simulation | |
Stanley-Marbell et al. | Fast, flexible, cycle-accurate energy estimation | |
Wang et al. | Fast and accurate cache modeling in source-level simulation of embedded software | |
Rodríguez et al. | Trace-based affine reconstruction of codes | |
Nguyen et al. | Accuracy and speed-up of parallel trace-driven architectural simulation | |
Luculli | Efficient and effective simulation of memory maps for system-on-chip | |
Gao et al. | TotalProf: a fast and accurate retargetable source code profiler | |
Davis et al. | The RASE (rapid, accurate simulation environment) for chip multiprocessors | |
Rashid | An efficient cycle accurate performance estimation model for hardware software co-design | |
Zhao et al. | Host-compiled reliability modeling for fast estimation of architectural vulnerabilities | |
Luculli | FLEXIBLE SIMULATION OF MEMORY MAPS FOR EMBEDDED SYSTEMS | |
Kim et al. | Designing real-time h. 264 decoders with dataflow architectures | |
Gordon-Ross et al. | Combining code reordering and cache configuration | |
Bao et al. | Efficient cache simulation for affine computations | |
Hiser et al. | Fast, accurate design space exploration of embedded systems memory configurations | |
Lajolo et al. | Scalable techniques for system-level cosimulation and coestimation | |
Plyaskin et al. | A method for accurate high-level performance evaluation of MPSoC architectures using fine-grained generated traces | |
Ilbeyi et al. | JIT-assisted fast-forward embedding and instrumentation to enable fast, accurate, and agile simulation |