[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Vela-Garcia et al., 2011 - Google Patents

High-Speed Stochastic Processes Generator Based on Sum-of-Sinusoids for Channel Emulation

Vela-Garcia et al., 2011

Document ID
9110417410001818338
Author
Vela-Garcia L
Castillo J
Parra-Michel R
Atoche A
Publication year
Publication venue
2011 International Conference on Reconfigurable Computing and FPGAs

External Links

Snippet

In this paper a high-speed fading architecture that generates multiple stochastic processes based on the Sum-of-Sinusoids (SOS) method is presented. In the proposed architecture, the fading samples are generated according to either symmetrical or asymmetrical power …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0202—Channel estimation

Similar Documents

Publication Publication Date Title
US20240096183A1 (en) Algorithm Improvements in a Haptic System
Jeruchim et al. Simulation of communication systems: modeling, methodology and techniques
Matai et al. Designing a hardware in the loop wireless digital channel emulator for software defined radio
US20110113082A1 (en) Signal filtering and filter design techniques
Eslami et al. Design and implementation of a scalable channel Emulator for wideband MIMO systems
Ivanović et al. Signal adaptive hardware implementation of a system for highly nonstationary two-dimensional FM signal estimation
JP4002830B2 (en) Radio channel simulation method and channel simulator
Fard et al. A single FPGA filter-based multipath fading emulator
Hofer et al. Real-time channel emulation of a geometry-based stochastic channel model on a SDR platform
Haggui et al. FPGA-SDR integration and experimental validation of a joint DA ML SNR and doppler spread estimator for 5G cognitive transceivers
Alimohammad et al. A compact architecture for simulation of spatio-temporally correlated MIMO fading channels
Vela-Garcia et al. High-Speed Stochastic Processes Generator Based on Sum-of-Sinusoids for Channel Emulation
US10841026B2 (en) System, method and computer-accessible medium for simulation and emulation of wireless cluster and/or tapped delay line models
Kahrs et al. Digital signal processing in a real-time propagation simulator
Alimohammad et al. FPGA Implementation of isotropic and nonisotropic fading channels
Alimohammad et al. A compact single-FPGA fading-channel simulator
Najam-Ul-Islam et al. Hardware implementation of overlap-save-based fading channel emulator
Huang et al. Towards scalable network emulation: Channel accuracy versus implementation resources
US7599430B1 (en) Fading channel modeling
Castillo et al. An efficient Gaussian random number architecture for MIMO channel emulators
Vela-Garcia et al. An Accurate Hardware Sum‐of‐Cisoids Fading Channel Simulator for Isotropic and Non‐Isotropic Mobile Radio Environments
Alimohammad et al. Compact implementation of a sum-of-sinusoids Rayleigh fading channel simulator
Fard et al. High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath
Waheed et al. FPGA methodology for power analysis of embedded adaptive beamforming
Mini Development of Computationally Efficient Antenna Beamforming Algorithm and its implementation using FPGA