[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Butzen et al., 2010 - Google Patents

Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits

Butzen et al., 2010

View PDF
Document ID
8924896848529527842
Author
Butzen P
da Rosa Jr L
Chiappetta Filho E
Reis A
Ribas R
Publication year
Publication venue
Microelectronics Journal

External Links

Snippet

Leakage currents are gaining importance as design parameters in nanometer CMOS technologies. A novel leakage current estimation method, which takes into account the dependency of leakage mechanisms, is proposed for general CMOS complex gates …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G06F17/13—Differential equations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/84—Timing analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Cao et al. Mapping statistical process variations toward circuit performance variability: an analytical modeling approach
US8271256B2 (en) Physics-based MOSFET model for variational modeling
Keller et al. A compact transregional model for digital CMOS circuits operating near threshold
Dietrich et al. Process variations and probabilistic integrated circuit design
Singhal et al. Modeling and analysis of non-rectangular gate for post-lithography circuit simulation
Pandit et al. Nano-scale CMOS analog circuits: models and CAD techniques for high-level design
Dadgour et al. A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
Wang et al. PROCEED: A Pareto optimization-based circuit-level evaluator for emerging devices
Butzen et al. Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits
Salamin et al. Modeling the interdependences between voltage fluctuation and BTI aging
Fang et al. Incorporating hot-carrier injection effects into timing analysis for large circuits
Li et al. Overview of emerging semiconductor device model methodologies: From device physics to machine learning engines
Sanyal et al. An efficient technique for leakage current estimation in nanoscaled CMOS circuits incorporating self-loading effects
Moshrefi et al. Statistical estimation of delay in nano-scale CMOS circuits using Burr Distribution
Singh et al. Modeling Approaches to Field-Effect Transistors
Tang et al. RDE-based transistor-level gate simulation for statistical static timing analysis
Yu et al. An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits
Yang et al. NBTI-aware adaptive minimum leakage vector selection using a linear programming approach
Lü et al. Compact modeling of response time and random-dopant-fluctuation-induced variability in nanoscale CMOS inverter
Reid et al. Understanding LER-induced statistical variability: A 35,000 sample 3D simulation study
Chan et al. Practical compact modeling approaches and options for sub-0.1 μm CMOS technologies
Ramalingam et al. An accurate sparse-matrix based framework for statistical static timing analysis
Van Santen Degradation Models and Optimizations for CMOS Circuits
Giorgio Implementation in matlab & tools environment of empirical models of mosfet-like cntfets for a quick and easy design of the next generation digital electronic circuits
Xu et al. Average leakage current macromodeling for dual-threshold voltage circuits