[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

TORKI et al., 2002 - Google Patents

IC thermal map from digital and thermal simulations

TORKI et al., 2002

View PDF
Document ID
8836566199678828828
Author
TORKI K
Ciontu F
Publication year
Publication venue
Power

External Links

Snippet

As the feature size decrease with each process generation, and nominal SoC design size approaching millions of gates, there is a need to explore more in depth the power distribution across the IC and investigate the power planning and thermal effects on the …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5036Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5022Logic simulation, e.g. for logic circuit operation
    • G06F17/5031Timing analysis
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081Layout analysis, e.g. layout verification, design rule check
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5018Computer-aided design using simulation using finite difference methods or finite element methods
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3183Generation of test inputs, e.g. test vectors, patterns or sequence
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/80Thermal analysis and optimization
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30Marginal testing, e.g. varying supply voltage
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70Fault tolerant, i.e. transient fault suppression
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Arabi et al. Power supply noise in SoCs: Metrics, management, and measurement
Huang et al. HotSpot: A compact thermal modeling methodology for early-stage VLSI design
Rahman et al. Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
Sylvester et al. Analytical modeling and characterization of deep-submicrometer interconnect
Pedram et al. Thermal modeling, analysis, and management in VLSI circuits: Principles and methods
Caignet et al. The challenge of signal integrity in deep-submicrometer CMOS technology
Huang et al. Accurate, pre-RTL temperature-aware design using a parameterized, geometric thermal model
Teng et al. iTEM: A temperature-dependent electromigration reliability diagnosis tool
Heydari et al. Capacitive coupling noise in high-speed VLSI circuits
Tsai et al. Temperature-aware placement for SOCs
Wang et al. Accelerated chip-level thermal analysis using multilayer Green's function
Dadgour et al. A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
Zheng et al. Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits
Chen et al. System-level modeling and microprocessor reliability analysis for backend wearout mechanisms
Acar et al. Leakage and leakage sensitivity computation for combinational circuits
TORKI et al. IC thermal map from digital and thermal simulations
Rencz et al. Electro-thermal simulation for the prediction of chip operation within the package
Rosinger et al. Behavioral-level thermal-and aging-estimation flow
Lin et al. An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management
Kurokawa et al. Interconnect modeling: A physical design perspective
Timár et al. Electro-thermal co-simulation of ICs with runtime back-annotation capability
Jani et al. Multilevel logic and thermal co-simulation
Assare et al. Accurate estimation of leakage power variability in sub-micrometer CMOS circuits
Tang et al. Thermal characterization of test techniques for FinFET and 3D integrated circuits
Singh et al. Compact thermal models for thermally aware design of VLSI circuits