[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Roy et al., 2016 - Google Patents

A set combine map method for manual synthesis of logic circuits

Roy et al., 2016

View PDF
Document ID
8697701212806190471
Author
Roy S
Bhunia C
Publication year
Publication venue
International Journal of Applied Engineering Research

External Links

Snippet

An efficient technique of multiple input digital circuit minimizations is proposed in this paper. The proposed method is very simple and less laborious approach to determine the minimal gate count for multiple input digital switching circuits. This exact method of minimization …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables

Similar Documents

Publication Publication Date Title
Vudadha et al. Synthesis of ternary logic circuits using 2: 1 multiplexers
Manju et al. An efficient SQRT architecture of carry select adder design by common Boolean logic
Radakovits et al. A memristive multiplier using semi-serial imply-based adder
Lin Reconfigurable parallel inner product processor architectures
Mohajer et al. Routing magic: Performing computations using routing networks and voting logic on unary encoded data
Fogarty et al. Evolving digital logic circuits on Xilinx 6000 family FPGAs
Al Jassani et al. Manipulation and optimisation techniques for Boolean logic
Saranya Low power and area-efficient carry select adder
Jaberipur et al. Unified Approach to the Design of Modulo-(2^ n+/-1) Adders Based on Signed-LSB Representation of Residues
Gupta et al. Ultra low power MUX based compressors for wallace and dadda multipliers in sub-threshold regime
Baliga et al. Design of high speed adders using CMOS and transmission gates in submicron technology: A comparative study
Roy et al. A set combine map method for manual synthesis of logic circuits
Chu et al. A high-performance design of generalized pipeline cellular array
Roy et al. Simplification of Switching Functions Using Hex-Minterms
He et al. EDOA: An efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model
Roy Breakup Algorithm for Switching Circuit Simplifications
Barkalov et al. Reducing LUT count for Mealy FSMs with transformation of states
Strong Basic Digital Electronics
Brzozowski Comparative analysis of dynamic power consumption of parallel prefix adder
Liu et al. Application of semi-tensor product-based Bi-decomposition to FPGA mapping
KR102568174B1 (en) Ternary-to-binary converter and ternary-to-binary conversion method thereof, and binary-to-ternary converter and binary-to-ternary conversion method thereof
US7020865B2 (en) Process for designing comparators and adders of small depth
Roy Switching Circuits Simplifications Using Binary Coded Octal Minterms
Kathuria et al. Novel tree based priority encoder design technique
Syed Mustafaa et al. Design of carry select adder using BEC and common boolean logic