[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Akdemir et al., 2009 - Google Patents

Non-linear error detection for finite state machines

Akdemir et al., 2009

Document ID
8649241001026884919
Author
Akdemir K
Hammouri G
Sunar B
Publication year
Publication venue
International Workshop on Information Security Applications

External Links

Snippet

We propose the use of systematic nonlinear error detection codes to secure the next-state logic of finite state machines (FSMs). We consider attacks under an adversarial model which assumes an advanced attacker with high temporal and spatial fault injection capability. Due …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/55—Detecting local intrusion or implementing counter-measures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/004—Countermeasures against attacks on cryptographic mechanisms for fault attacks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]

Similar Documents

Publication Publication Date Title
Aghaie et al. Impeccable circuits
De Meyer et al. M&M: Masks and macs against physical attacks
Malkin et al. A comparative cost/security analysis of fault attack countermeasures
Wang et al. Algebraic manipulation detection codes and their applications for design of secure cryptographic devices
US20140230055A1 (en) Method for checking an m out of n code
Saha et al. A framework to counter statistical ineffective fault analysis of block ciphers using domain transformation and error correction
Pahlevanzadeh et al. Assessing CPA resistance of AES with different fault tolerance mechanisms
Dofe et al. A comprehensive FPGA-based assessment on fault-resistant AES against correlation power analysis attack
Ramezanpour et al. A statistical fault analysis methodology for the ascon authenticated cipher
Dassance et al. Combined fault and side-channel attacks on the AES key schedule
Patranabis et al. Fault tolerant infective countermeasure for AES
CA2733667C (en) Method for detecting abnormalities in a cryptographic circuit protected by differential logic, and circuit for implementing said method
Tomashevich et al. Protecting cryptographic hardware against malicious attacks by nonlinear robust codes
Bedoui et al. An improvement of both security and reliability for AES implementations
Ramezanpour et al. Rs-mask: Random space masking as an integrated countermeasure against power and fault analysis
Sunar et al. Sequential circuit design for embedded cryptographic applications resilient to adversarial faults
Wang et al. Design of reliable and secure devices realizing Shamir's secret sharing
Luo et al. Concurrent error detection for reliable SHA-3 design
JP4386766B2 (en) Error detection in data processing equipment.
Dofe et al. Strengthening SIMON implementation against intelligent fault attacks
Akdemir et al. Non-linear error detection for finite state machines
Maistri et al. A novel double-data-rate AES architecture resistant against fault injection
Feix et al. Defeating with fault injection a combined attack resistant exponentiation
Lac et al. Thwarting fault attacks using the internal redundancy countermeasure (IRC)
Moratelli et al. A cryptography core tolerant to DFA fault attacks