[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Feng et al., 2003 - Google Patents

Josephson-CMOS hybrid memory with ultra-high-speed interface circuit

Feng et al., 2003

Document ID
861740822246687091
Author
Feng Y
Meng X
Whiteley S
Van Duzer T
Fujiwara K
Miyakawa H
Yoshikawa N
Publication year
Publication venue
IEEE transactions on applied superconductivity

External Links

Snippet

In this paper we report our recent progress in realizing a Josephson-CMOS hybrid random- access memory. We have established a 4 K CMOS device model based on low-temperature experimental data on discrete MOS devices. We implemented an ultra-high-speed interface …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Similar Documents

Publication Publication Date Title
US7542348B1 (en) NOR flash memory including bipolar segment read circuit
Sasaki et al. A 9-ns 1-Mbit CMOS SRAM
Van Duzer et al. 64-kb hybrid Josephson-CMOS 4 Kelvin RAM with 400 ps access time and 12 mW read power
Konno et al. Fully functional operation of low-power 64-kb Josephson-CMOS hybrid memories
Cho et al. Static random access memory characteristics of single-gated feedback field-effect transistors
Sakurai et al. Hot-carrier generation in submicrometer VLSI environment
Yoshikawa et al. Characterization of 4 K CMOS devices and circuits for hybrid Josephson-CMOS systems
Ferré et al. I/sub DDQ/characterization in submicron CMOS
Feng et al. Josephson-CMOS hybrid memory with ultra-high-speed interface circuit
Ishikura et al. A 45 nm 2-port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R/W access issues
Parihar et al. Cryogenic CMOS for quantum processing: 5-nm FinFET-based SRAM arrays at 10 K
Chakraborty et al. Pseudo-static 1T capacitorless DRAM using 22nm FDSOI for cryogenic cache memory
US7542343B1 (en) Planar NAND flash memory
Yang et al. Combinational access tunnel FET SRAM for ultra-low power applications
Liu et al. Simulation and measurements on a 64-kbit hybrid Josephson-CMOS memory
Blalock et al. An experimental 2T cell RAM with 7 ns access time at low temperature
Wada et al. A 34-ns 1-Mbit CMOS SRAM using triple polysilicon
Van Duzer et al. Hybrid Josephson-CMOS memory: a solution for the Josephson memory problem
Sasaki et al. A 23-ns 4-Mb CMOS SRAM with 0.2-mu A standby current
Valentian et al. Automatic gate biasing of an SCCMOS power switch achieving maximum leakage reduction and lowering leakage current variability
Kuwabara et al. Design and implementation of 64-kb CMOS static RAMs for Josephson-CMOS hybrid memories
Kurosawa et al. A fully operational 1 kb variable threshold Josephson RAM
Sub et al. Offset-trimming bit-line sensing scheme for gigabit-scale DRAM's
Chien et al. An extended building-in reliability methodology on evaluating SRAM reliability by wafer-level reliability systems
Henkels et al. A 4-Mb low-temperature DRAM