[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Moghimi et al., 2015 - Google Patents

A novel 4× 4 universal reversible gate as a cost efficient full adder/subtractor in terms of reversible and quantum metrics

Moghimi et al., 2015

View PDF
Document ID
8462982333098860117
Author
Moghimi S
Reshadinezhad M
Publication year
Publication venue
IJMECS

External Links

Snippet

This paper proposes a new 4× 4 reversible logic gate which is named as MOG. Reversible gates are logical basic units, having equal number of input and output lines, which can reduce power dissipation in digital systems design through their reversibility feature; …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Haghparast et al. Optimized reversible multiplier circuit
Thapliyal et al. A novel reversible TSG gate and its application for designing reversible carry look-ahead and other adder architectures
Khan et al. Quantum ternary parallel adder/subtractor with partially-look-ahead carry
Moghimi et al. A novel 4× 4 universal reversible gate as a cost efficient full adder/subtractor in terms of reversible and quantum metrics
Kotiyal et al. Design of a reversible bidirectional barrel shifter
Sinha et al. Design of fault tolerant reversible multiplier
Sengupta et al. Realization of a novel reversible SCG gate and its application for designing parallel adder/subtractor and match logic
Aditya et al. Reversible full/half adder with optimum power dissipation
Noorallahzadeh et al. A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits
Sarma et al. Quantum gate implementation of a novel reversible half adder and subtractor circuit
Ahmadpour et al. An energy-aware nanoscale design of reversible atomic silicon based on miller algorithm
Asadi et al. An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost
Mondal et al. Synthesis of balanced ternary reversible logic circuit
Asadi et al. A novel reversible ternary coded decimal adder/subtractor
Naderpour et al. Reversible multipliers: Decreasing the depth of the circuit
Haghparast et al. Optimization approaches for designing quantum reversible arithmetic logic unit
Chakrabarti et al. Nearest Neighbour based Synthesis of Quantum Boolean Circuits.
Khan A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry
Chaudhuri et al. A novel reversible two's complement gate (TCG) and its quantum mapping
Sharmin et al. Low cost reversible signed comparator
Moghimi et al. Toward designing high-speed cost-efficient quantum reversible carry select adders
Nehru et al. Design of 64-bit low power parallel prefix VLSI adder for high speed arithmetic circuits
Bhuvana et al. Design of reversible adders using a novel reversible BKG gate
Chiwande et al. VLSI design of power efficient Carry Skip Adder using TSG & Fredkin reversible gate
Arabani et al. Design of a parity preserving reversible full adder/subtractor circuit