Camsari et al., 2018 - Google Patents
Scaled quantum circuits emulated with room temperature p-bitsCamsari et al., 2018
View PDF- Document ID
- 8399638871841682707
- Author
- Camsari K
- Chowdhury S
- Datta S
- Publication year
- Publication venue
- arXiv preprint arXiv:1810.07144
External Links
Snippet
The basic building block of conventional digital electronics is the CMOS (Complementary Metal Oxide Semiconductor) transistor that is used to represent deterministic bits, that are either 0 or 1. Quantum computing, on the other hand, is based on q-bits that are coherent …
- 238000000137 annealing 0 abstract description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/002—Quantum computers, i.e. information processing by using quantum superposition, coherence, decoherence, entanglement, nonlocality, teleportation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Camsari et al. | P-bits for probabilistic spin logic | |
Camsari et al. | Scalable emulation of sign-problem–free Hamiltonians with room-temperature p-bits | |
Borders et al. | Integer factorization using stochastic magnetic tunnel junctions | |
Camsari et al. | Implementing p-bits with embedded MTJ | |
Behin-Aein et al. | A building block for hardware belief networks | |
Camsari et al. | Stochastic p-bits for invertible logic | |
Kaiser et al. | Probabilistic computing with p-bits | |
Grollier et al. | Neuromorphic spintronics | |
Faria et al. | Implementing Bayesian networks with embedded stochastic MRAM | |
Kaiser et al. | Hardware-aware in situ learning based on stochastic magnetic tunnel junctions | |
Zand et al. | Low-energy deep belief networks using intrinsic sigmoidal spintronic-based probabilistic neurons | |
Shim et al. | Stochastic spin-orbit torque devices as elements for bayesian inference | |
Jaiswal et al. | Proposal for a leaky-integrate-fire spiking neuron based on magnetoelectric switching of ferromagnets | |
Camsari et al. | From charge to spin and spin to charge: Stochastic magnets for probabilistic switching | |
Calayir et al. | Static and clocked spintronic circuit design and simulation with performance analysis relative to CMOS | |
Roy et al. | Perspective: Stochastic magnetic devices for cognitive computing | |
Debashis et al. | Hardware implementation of Bayesian network building blocks with stochastic spintronic devices | |
Faria et al. | Hardware design for autonomous bayesian networks | |
Camsari et al. | Scaled quantum circuits emulated with room temperature p-bits | |
Alawad et al. | Survey of stochastic-based computation paradigms | |
Rangarajan et al. | Energy-efficient computing with probabilistic magnetic bits—Performance modeling and comparison against probabilistic CMOS logic | |
Rodrigues et al. | Spintronic Hodgkin-Huxley-analogue neuron implemented with a single magnetic tunnel junction | |
Mondal et al. | Ising-fpga: A spintronics-based reconfigurable ising model solver | |
Chowdhury et al. | A probabilistic approach to quantum inspired algorithms | |
Zand et al. | R-DBN: A resistive deep belief network architecture leveraging the intrinsic behavior of probabilistic devices |