Ingalls et al., 2003 - Google Patents
Execution conditions: A formalization of event cancellation in simulation graphsIngalls et al., 2003
View PDF- Document ID
- 8235321250168500091
- Author
- Ingalls R
- Morrice D
- Yücesan E
- Whinston A
- Publication year
- Publication venue
- INFORMS Journal on Computing
External Links
Snippet
Simulation graph models provide a powerful and general modeling framework for discrete- event simulation. Within this framework it has been shown that an eventcancellation construct is a modeling convenience rather than a necessary modeling tool. As a result, very …
- 238000004088 simulation 0 title abstract description 72
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
- G06F9/4887—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues involving deadlines, e.g. rate based, periodic
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
- G06F9/542—Event management; Broadcasting; Multicasting; Notifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
- G06F9/546—Message passing systems or structures, e.g. queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/4421—Execution paradigms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/06—Resources, workflows, human or project management, e.g. organising, planning, scheduling or allocating time, human or machine resources; Enterprise planning; Organisational models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
David et al. | Model-based framework for schedulability analysis using UPPAAL 4.1 | |
Chetto et al. | Dynamic scheduling of real-time tasks under precedence constraints | |
US6567840B1 (en) | Task scheduling and message passing | |
Bettati et al. | End-to-End Scheduling to Meet Deadlines in Distributed Systems. | |
CN106293919B (en) | A kind of the built-in tasks dispatching device and method of time trigger | |
Buttazzo et al. | Hard real-time computing systems | |
Kim et al. | Efficient distributed simulation of hierarchical DEVS models: transforming model structure into a non-hierarchical one | |
Mok et al. | The MSP. RTL real-time scheduler synthesis tool | |
Brekling et al. | Models and formal verification of multiprocessor system-on-chips | |
Dissaux et al. | Stood and cheddar: Aadl as a pivot language for analysing performances of real time architectures | |
Ingalls et al. | Execution conditions: A formalization of event cancellation in simulation graphs | |
Wang et al. | Task construction for model-based design of embedded control software | |
US7451132B2 (en) | System and method for production planning utilizing on-line state-space planning | |
Glonina et al. | On the correctness of real-time modular computer systems modeling with stopwatch automata networks | |
EP2278454A1 (en) | Method for correct-by-construction development of real-time-systems | |
Gu et al. | Analysis of event-driven real-time systems with time petri nets: A translation-based approach | |
Yerraballi et al. | Issues in schedulability analysis of real-time systems | |
Shyamasundar | Specification of hybrid systems in CRP | |
Fischmeister et al. | Network-code machine: Programmable real-time communication schedules | |
Lin et al. | A three-phase discrete event simulation with EPNSim graphs | |
Hsiung et al. | Synthesis of real-time embedded software with local and global deadlines | |
Kim et al. | DEVS framework for systems development: Unified specification for logical analysis, performance evaluation and implementation | |
Seong et al. | Mapping hierarchical, modular discrete event models in a hypercube multicomputer | |
Kim et al. | Distributed optimistic simulation of hierarchical DEVS models | |
Naedele | Petri net models for single processor real-time scheduling |