[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Radha et al., 2018 - Google Patents

An efficient implementation of BCD to seven segment decoder using MGDI

Radha et al., 2018

Document ID
8163264509180664609
Author
Radha N
Maheswari M
Publication year
Publication venue
2018 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud)(I-SMAC) I-SMAC (IoT in Social, Mobile, Analytics and Cloud)(I-SMAC), 2018 2nd International Conference on

External Links

Snippet

Now-a-days majority of practical applications such as valet car parking, larger temples necessitate, seven segment displays to give a visual token of the numbers. Digital counters are the one which are used for these applications. The four bit Binary Coded decimal form …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers

Similar Documents

Publication Publication Date Title
Tung et al. A low-power high-speed hybrid CMOS full adder for embedded system
Sanapala et al. Ultra‐low‐voltage GDI‐based hybrid full adder design for area and energy‐efficient computing systems
Radha et al. An efficient implementation of BCD to seven segment decoder using MGDI
Murotiya et al. Design of high speed ternary full adder and three-input XOR circuits using CNTFETs
Damle et al. Comparative analysis of different types of full adder circuits
Nishad et al. Analysis of low power high performance XOR gate using GDI technique
Tabassum et al. Comparative analysis and simulation of different CMOS full adders using cadence in 90 nm technology
Kumar et al. A new low power single bit full adder design with 14 transistors using novel 3 transistors XOR gate
Azimi et al. Ternary DDCVSL: a combined dynamic logic style for standard ternary logic with single power source
Ismail et al. Low power design of Johnson counter using clock gating
Basheer Review on various full adder circuits
Kumar et al. Study of threshold gate and CMOS logic style based full adders circuits
US11152942B2 (en) Three-input exclusive NOR/OR gate using a CMOS circuit
Thapliyal et al. Transistor realization of reversible TSG gate and reversible adder architectures
Suguna et al. 180nm technology based low power hybrid CMOS full adder
US9176522B1 (en) Dual-edge gated clock signal generator
Devi et al. Reversible Logic Based MOS Current Mode Logic Implementation in Digital Circuits.
Roberts et al. Design and Analysis of Improved Low Power and High-Speed N-Bit Adder
Kumar et al. Study of existing full adders and to design a LPFA (low power full adder)
Okada et al. Fine-grain multiple-valued reconfigurable VLSI using series-gating differential-pair circuits and its evaluation
Sivakumar et al. Integration of optimized GDI logic based NOR gate and half adder into PASTA for low power & Low area applications
Ahmed et al. Power-delay-product, area and threshold-loss analysis of cmos full adder circuits
Khanum et al. Xnor-xor based full adder using double pass transistor logic
Rajesh et al. Investigations of carry look ahead adder at VDD= 1.0 V at 65nm CMOS technology for high speed and low power applications
Sivakumar et al. Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques