Nguyen et al., 2002 - Google Patents
Through-wafer copper electroplating for three-dimensional interconnectsNguyen et al., 2002
- Document ID
- 8145234219616229098
- Author
- Nguyen N
- Boellaard E
- Pham N
- Kutchoukov V
- Craciun G
- Sarro P
- Publication year
- Publication venue
- Journal of micromechanics and microengineering
External Links
Snippet
Through-wafer electrical connections are becoming increasingly important for three- dimensional integrated circuits, microelectromechanical systems packaging and radio- frequency components. In this paper, we report our current results on the formation of …
- 239000010949 copper 0 title abstract description 70
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICRO-STRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00349—Creating layers of material on a substrate
- B81C1/0038—Processes for creating layers of materials not provided for in groups B81C1/00357 - B81C1/00373
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Nguyen et al. | Through-wafer copper electroplating for three-dimensional interconnects | |
US8871641B2 (en) | Low resistance through-wafer via | |
JP5313903B2 (en) | Formation of through-wafer electrical interconnects and other structures using dielectric thin films | |
US20110095428A1 (en) | Small area, robust silicon via structure and process | |
CN102246292B (en) | Method of plating through wafer vias in a wafer for 3D packaging | |
CN101179037A (en) | High, depth and width three-dimensional uprightness interconnect and realization method of three-dimensional integrate circuit | |
CN106328584B (en) | Manufacture the method for silicon hole and the chip including silicon hole | |
Li et al. | Formation of through silicon vias for silicon interposer in wafer level by metal-assisted chemical etching | |
Wang et al. | High aspect ratio through-wafer interconnections for 3D-microsystems | |
Wang et al. | Silicon micromachining of high aspect ratio, high-density through-wafer electrical interconnects for 3-D multichip packaging | |
CN111968953A (en) | Through silicon via structure and preparation method thereof | |
Kutchoukov et al. | Through-wafer interconnect technology for silicon | |
CN108461465A (en) | A kind of through-silicon via structure and preparation method thereof | |
JP5708762B2 (en) | Method for manufacturing through electrode substrate | |
EP1195808A1 (en) | Method of fabricating a thin, free-standing semiconductor device layer and of making a three-dimensionally integrated circuit | |
Dequivre et al. | Electrografted P4VP for high aspect ratio copper TSV insulation in via-last process flow | |
CN110854065A (en) | Preparation method of TSV (through silicon Via) with high depth-to-width ratio | |
JP5453763B2 (en) | Method for manufacturing through electrode substrate | |
CN116130413A (en) | Multilayer chip three-dimensional stacking packaging method based on improved through silicon via technology | |
US9224708B2 (en) | Method for manufacturing a conducting contact on a conducting element | |
CN111933575A (en) | Through silicon via fabrication | |
US20110017703A1 (en) | Selective planarization method and devices fabricated on planarized structures | |
CN112466839B (en) | Germanium-silicon through hole structure and preparation method thereof | |
KR20110069288A (en) | Fabrication method of through silicon via | |
Feng et al. | Through wafer via technology for 3-D packaging |