[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Pentecost et al., 2019 - Google Patents

Maxnvm: Maximizing dnn storage density and inference efficiency with sparse encoding and error mitigation

Pentecost et al., 2019

View PDF
Document ID
8013618013168750593
Author
Pentecost L
Donato M
Reagen B
Gupta U
Ma S
Wei G
Brooks D
Publication year
Publication venue
Proceedings of the 52Nd Annual IEEE/ACM International Symposium on Microarchitecture

External Links

Snippet

Deeply embedded applications require low-power, low-cost hardware that fits within stringent area constraints. Deep learning has many potential uses in these domains, but introduces significant inefficiencies stemming from off-chip DRAM accesses of model …
Continue reading at www.eecs.tufts.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Free address space management in non-volatile memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5641—Multilevel memory having cells with different number of storage levels
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
Pentecost et al. Maxnvm: Maximizing dnn storage density and inference efficiency with sparse encoding and error mitigation
CN103348330B (en) dynamic higher-level redundancy mode management with independent silicon elements
KR101981355B1 (en) Soft information generation for memory systems
Mittal A survey of soft-error mitigation techniques for non-volatile memories
US20140229655A1 (en) Storing Error Correction Code (ECC) Data In a Multi-Tier Memory Structure
Wen et al. State-restrict MLC STT-RAM designs for high-reliable high-performance memory system
WO2014004184A1 (en) Fast tracking for flash channels
TW201203269A (en) LDPC erasure decoding for flash memories
CN109582493A (en) Method and apparatus for reducing the silence data mistake in Nonvolatile memory system
CN109799950A (en) The adaptive management of intermediate storage
US20200364118A1 (en) Optimized neural network data organization
Liu et al. Improving read performance of NAND flash SSDs by exploiting error locality
Liang et al. An empirical study of quad-level cell (qlc) nand flash ssds for big data applications
US10042565B2 (en) All-flash-array primary storage and caching appliances implementing triple-level cell (TLC)-NAND semiconductor microchips
CN117693758A (en) Hybrid memory management for non-volatile memory (NVM) devices for use with recurrent neural networks
Seyedzadeh et al. Enabling fine-grain restricted coset coding through word-level compression for pcm
Guo et al. Flexlevel NAND flash storage system design to reduce LDPC latency
Mohseni et al. A survey on techniques for improving Phase Change Memory (PCM) lifetime
Jasemi et al. Reliable and energy efficient MLC STT-RAM buffer for CNN accelerators
Nguyen et al. ZEM: zero-cycle bit-masking module for deep learning refresh-less DRAM
Wan et al. Accuracy and resiliency of analog compute-in-memory inference engines
Wu et al. Mitigating Write Disturbance in Non-Volatile Memory via Coupling Machine Learning with Out-of-Place Updates
Zhao et al. A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System
Pozidis et al. Circuit and system-level aspects of phase change memory
Chen et al. Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash