[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Tianming et al., 2019 - Google Patents

An enhanced time-to-digital conversion solution for pre-bond TSV dual faults testing

Tianming et al., 2019

View PDF
Document ID
796160623860842747
Author
Tianming N
Hao C
Xian S
Xiuzhen X
Zhengfeng H
Publication year
Publication venue
IEICE Electronics Express

External Links

Snippet

Pre-bond TSV test plays a vital role in improving the yield and reducing the cost of 3D ICs. In this paper, a non-invasive solution for prebond TSV test based on pulse shrinking is proposed. This method makes use of the fact that defects in TSV lead to variation in the …
Continue reading at www.jstage.jst.go.jp (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
    • G01R31/04—Testing connections, e.g. of plugs, of non-disconnectable joints
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Huang et al. Small delay testing for TSVs in 3-D ICs
Ni et al. Non-intrusive online distributed pulse shrinking-based interconnect testing in 2.5 D IC
US9482720B2 (en) Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels
Lin et al. Parametric delay test of post-bond through-silicon vias in 3-D ICs via variable output thresholding analysis
US9835680B2 (en) Method, device and computer program product for circuit testing
US11374561B2 (en) Integrated circuit and method of testing
Yi et al. A pulse shrinking-based test solution for prebond through silicon via in 3-D ICs
Pei et al. A high-precision on-chip path delay measurement architecture
CN110598399B (en) Hardware Trojan detection device and method based on weak same path
CN105675984B (en) A kind of impulse waveform test circuit
US9448281B2 (en) In situ on the fly on-chip variation measurement
Tianming et al. An enhanced time-to-digital conversion solution for pre-bond TSV dual faults testing
Lin et al. A unified method for parametric fault characterization of post-bond TSVs
CN103219970B (en) Single event transient pulse width method for widening and circuit
Huang et al. PLL-assisted timing circuit for accurate TSV leakage binning
US8339155B2 (en) System and method for detecting soft-fails
Acharya et al. Targeting zero dppm through adoption of advanced fault models and unique silicon fall-out analysis
Pfeifer et al. Delay-fault run-time XOR-less aging detection unit using BRAM in modern FPGAs
CN108957167B (en) A TSV fault testing device and testing method based on ring oscillator
US8793545B2 (en) Apparatus and method for clock glitch detection during at-speed testing
Andjelkovic et al. Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic
US8008935B1 (en) Tester and a method for testing an integrated circuit
Ishida et al. On-chip circuit for measuring data jitter in the time or frequency domain
Hwang et al. Deterministic localization and analysis of scan hold-time faults
US11619661B1 (en) On-die techniques for converting currents to frequencies