Neumayer et al., 2003 - Google Patents
Continuous simulation of system-level automotive EMC problemsNeumayer et al., 2003
- Document ID
- 795860897759458028
- Author
- Neumayer R
- Stelzer A
- Haslinger F
- Held J
- Schinco F
- Weigel R
- Publication year
- Publication venue
- 2003 IEEE Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No. 03CH37446)
External Links
Snippet
Electromagnetic compatibility (EMC) issues are increasingly important to the automotive industry. Potential EMC problems arise from the growing use of electronic systems on the one hand and the lack of flexibility in placement or design of electronic modules on the other …
- 238000004088 simulation 0 title abstract description 47
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Neumayer et al. | Continuous simulation of system-level automotive EMC problems | |
CN101533426B (en) | Power supply noise analysis method, system and program for electronic circuit board | |
JP2010198201A (en) | Noise analysis design method | |
CN110750949A (en) | Method for simulating system-in-package dose rate effect based on IBIS model | |
Ichikawa et al. | Simulation of integrated circuit immunity with LECCS model | |
Ishibashi et al. | Black-Box DC-DC integrated circuit modeling towards design for EMC in automotive electronics | |
Canavero et al. | Automotive EMC: Numerical simulation for early EMC design of cars | |
JP3988623B2 (en) | Electronic circuit characteristic analysis computer program and characteristic analysis method | |
Park et al. | Estimation of power switching current by chip-package-PCB cosimulation | |
Steinecke et al. | High-accuracy emission simulation models for VLSI chips including package and printed circuit board | |
Wei et al. | New integrated workflow for EMI simulation | |
Berbel et al. | Characterization and modeling of the conducted emission of integrated circuits up to 3 GHz | |
Baba et al. | Noise Sources Extraction for Conducted Emission Modeling of IC’s using IBIS Models | |
Baba et al. | A review on techniques and modelling methodologies used for checking electromagnetic interference in integrated circuits | |
JP2014135095A (en) | Noise analysis design method and noise analysis design apparatus | |
Li et al. | Development and validation of a microcontroller model for EMC | |
Stievano et al. | Behavioral modeling of IC memories from measured data | |
Pescari et al. | On Using EMC Simulation for Solving Power Integrity Issues | |
Hamouda et al. | Development of Electronic Board Conducted Emissions Model EBEM-CE using the bottom-up approach | |
CN117610486A (en) | Radiation emission simulation method and system, electric driving device and vehicle | |
Gao et al. | Behavioral modeling for electromagnetic immunity analysis for electronic systems | |
Neumayer et al. | Challenges in automotive electromagnetic compatibility modeling and simulation | |
Gao et al. | Application of integrated transmission line modeling and behavioural modeling on electromagnetic immunity synthesis | |
Steinecke et al. | VLSI IC emission models for system simulation | |
CN115688646A (en) | Expert system for predicting EMI radiation on PCB mainboard |