[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Smrithi et al., 2016 - Google Patents

A fast architecture for maximum/minimum data finder with address from a set of data

Smrithi et al., 2016

View PDF
Document ID
7730093899661254738
Author
Smrithi S
Agrawal S
Publication year
Publication venue
2016 International Conference on Computer Communication and Informatics (ICCCI)

External Links

Snippet

Real-time systems handle data in binary form and these systems should be catered with efficient circuits for fast data accessing and data processing. In this paper, a high speed architecture has been proposed to determine both the value and the address of the …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/388—Skewing

Similar Documents

Publication Publication Date Title
Imani et al. Searchd: A memory-centric hyperdimensional computing with stochastic training
Sim et al. Scalable stochastic-computing accelerator for convolutional neural networks
RU2446442C1 (en) Device for determining number of ones (zeros) in binary number
Garland et al. Low complexity multiply accumulate unit for weight-sharing convolutional neural networks
Yuce et al. Fast and efficient circuit topologies forfinding the maximum of n k-bit numbers
Nobari et al. FPGA-based implementation of deep neural network using stochastic computing
Dasgupta et al. Cellular automata-based recursive pseudoexhaustive test pattern generator
Ahn et al. Deeper weight pruning without accuracy loss in deep neural networks: Signed-digit representation-based approach
Smrithi et al. A fast architecture for maximum/minimum data finder with address from a set of data
Hayfron-Acquah et al. Improved selection sort algorithm
Yuce et al. A fast circuit topology for finding the maximum of N k-bit numbers
Keren Reduction of average path length in binary decision diagrams by spectral methods
RU2633110C1 (en) Device for determining number of senior units (zeros) in binary number
Ykuntam et al. Design of 32-bit carry select adder with reduced area
CN102004720A (en) Variable-length fast fourier transform circuit and implementation method
Biroli et al. A fast architecture for finding maximum (or minimum) values in a set
Nia Design of an optimized reversible ternary and binary bidirectional and normalization barrel shifters for floating point arithmetic
Groszewski et al. Deterministic stochastic computation using parallel datapaths
RU2638724C1 (en) Device for order correction when normalizing numbers
EP3647938A1 (en) Selecting an ith largest or a pth smallest number from a set of n m-bit numbers
Kathirvel et al. Design of a novel energy efficient topology for maximum magnitude generator
Norollah et al. An efficient sorting architecture for area and energy constrained edge computing devices
Sakib et al. Processing-in-memory with temporal encoding
US10230388B2 (en) System and method for energy efficient time domain signal processing
Le et al. A fully-parallel information detection hardware system employing Content Addressable Memory