[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wang et al., 2014 - Google Patents

A sub-threshold to super-threshold level conversion flip flop for sub/near-threshold dual-supply operation

Wang et al., 2014

Document ID
7659691802628554624
Author
Wang C
Zhou J
Liu X
Annamalai A
Je M
Publication year
Publication venue
2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)

External Links

Snippet

This paper presents a novel Current-Mirror (CM) based Master-Slave Level Conversion Flip Flop (MS-LCFF) to perform data latching and level shifting from sub-threshold voltage, to near-threshold voltage, and up to super-threshold voltage. The CM-based MS-LCFF …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
Zhou et al. An ultra-low voltage level shifter using revised Wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage
US9450578B2 (en) Integrated clock gater (ICG) using clock cascode complimentary switch logic
CN103716023A (en) Power-on reset circuit with ultra-low power consumption
US20230268923A1 (en) Circuits & methods to harvest energy from transient data
Sanadhya et al. Recent development in efficient adiabatic logic circuits and power analysis with CMOS logic
CN102437836A (en) Low-power-consumption short pulse generation circuit and low-power-consumption pulse type D trigger
Sharma et al. Analysis of low power reduction in voltage level shifter
US8669800B2 (en) Implementing power saving self powering down latch structure
CN101888227B (en) Temperature-insensitive clock buffer and H-shaped clock tree circuit
Chang et al. Robust level converter design for sub-threshold logic
Wang et al. A sub-threshold to super-threshold level conversion flip flop for sub/near-threshold dual-supply operation
Naik et al. Design of a low power flip-flop using CMOS deep sub micron technology
CN103856189A (en) Pulse-based flip-flop
Fu et al. Comparative analysis of ultra-low voltage flip-flops for energy efficiency
Chiou et al. An energy-efficient dual-edge triggered level-converting flip-flop
Maghsoudloo et al. A power-efficient wide-range signal level-shifter
Agarwal et al. Comparative analysis of low power high performance flip–flops in the 0.13 µm technology
Mittal et al. Designing of Multiplexer and de-Multiplexer using different Adiabatic Logic in 90nm Technology
Chansoria et al. Power and delay optimization of master slave sr flip flop using qfgmos for low power applications
Hu et al. Leakage dissipation reduction of single-phase power-gating adiabatic sequential circuits using MTCMOS
Juneja et al. High-performance and low-power clock branch sharing pseudo-nmos level converting flip-flop
Rao et al. DESIGN OF LOW VOLTAGE MODIFIED WILSON CURRENT MIRROR CIRCUITS BASED ENERGY EFFICIENT LEVEL SHIFTERS
Hashizume et al. Power supply circuit for high speed operation of adiabatic dynamic CMOS logic circuits
Arora et al. Adiabatic and Standard CMOS Interfaces at 90nm Technology
Xin et al. Adiabatic two-phase CPAL flip-flops operating on near-threshold and super-threshold regions