[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Shan et al., 2017 - Google Patents

A low-overhead timing monitoring technique for variation-tolerant near-threshold digital integrated circuits

Shan et al., 2017

View PDF
Document ID
7632432915322357426
Author
Shan W
Liu X
Lu M
Wan L
Yang J
Publication year
Publication venue
IEEE Access

External Links

Snippet

Near-threshold computing brings several times of magnitude improvement in energy efficiency of digital circuits. However, it also introduces several times of deteriorated delay variations caused by process, voltage, and temperature (PVT) variations. In situ timing …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter

Similar Documents

Publication Publication Date Title
Mu et al. Self-tested self-synchronization circuit for mesochronous clocking
EP3923472B1 (en) Timing error detection and correction circuit
KR20140012312A (en) Delay locked loop circuit and method of driving the same
WO2017197946A1 (en) Pvtm-based, wide-voltage-range clock stretching circuit
CN105978539A (en) Quick clock stretching circuit of simplified structure
Hsieh et al. A 6.7 MHz to 1.24 GHz $\text {0.0318}\;{\text {mm}^{\text {2}}} $ Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS
Shan et al. An improved timing error prediction monitor for wide adaptive frequency scaling
Shan et al. A bi-directional, zero-latency adaptive clocking circuit in a 28-nm wide AVFS system
CN105577160A (en) A Self-Recovery Single Event Resistant Latch Structure Based on Delay Unit
Shan et al. In-situ timing monitor-based adaptive voltage scaling system for wide-voltage-range applications
Függer et al. Fast all-digital clock frequency adaptation circuit for voltage droop tolerance
Shan et al. A low-overhead timing monitoring technique for variation-tolerant near-threshold digital integrated circuits
Oklobdzija Clocking in multi-GHz environment
US9270282B2 (en) Methods and systems for switching between clocks
Ansari et al. Low power modular redundancy: a power efficient fault tolerant approach for digital circuits
Soni et al. Optimized design and performance analysis of Johnson counter using 45 nm technology
Wang et al. A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic
Ghosh et al. Time-Borrowing Flip-Flop Architecture for Multi-Stage Timing Error Resilience in DVFS Processors
Wang et al. Retiming of two-phase latch-based resilient circuits
Sheng et al. High-timing-resolution and low-complexity cell-based digitally controlled oscillator
Shan et al. A low overhead, within-a-cycle adaptive clock stretching circuit with wide operating range in 40-nm CMOS
Shibayama et al. Skew-tolerant global synchronization based on periodically all-in-phase clocking for multi-core SOC platforms
Puneeth et al. Low power clock Optimized Digital De-Skew Buffer with improved duty cycle correction
Wang et al. Low power explicit-pulsed single-phase-clocking dual-edge-triggering pulsed latch using transmission gate
Raghav et al. Analytical study of high performance flip-flop circuits based on performance measurements