[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Taskin et al., 2006 - Google Patents

Timing-driven physical design for VLSI circuits using resonant rotary clocking

Taskin et al., 2006

View PDF
Document ID
7540837476249653716
Author
Taskin B
Wood J
Kourtev I
Publication year
Publication venue
2006 49th IEEE International Midwest Symposium on Circuits and Systems

External Links

Snippet

Resonant clocking technologies are next-generation clocking technologies that provide low or controllable-skew, low-jitter and multi-gigahertz frequency clock signals with low power consumption. This paper describes a collection of circuit partitioning, placement and …
Continue reading at researchdiscovery.drexel.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US7805697B2 (en) Rotary clock synchronous fabric
Atienza et al. Network-on-chip design and synthesis outlook
Burleson et al. Wave-pipelining: a tutorial and research survey
Cong et al. Matching-based methods for high-performance clock routing
US20070171733A1 (en) Timing circuit cad
Guthaus et al. Revisiting automated physical synthesis of high-performance clock networks
Teh et al. Practical full chip clock distribution design with a flexible topology and hybrid metaheuristic technique
Taskin et al. Timing-driven physical design for VLSI circuits using resonant rotary clocking
Alharbi et al. Novel ultra-energy-efficient reversible designs of sequential logic quantum-dot cellular automata flip-flop circuits
Hyman et al. A clock control strategy for peak power and RMS current reduction using path clustering
Fojtik et al. A fine-grained GALS SoC with pausible adaptive clocking in 16 nm FinFET
Chen et al. Autocraft: Layout automation for custom circuits in advanced finfet technologies
Yu et al. Design of rotary clock based circuits
Kuttappa et al. RotaSYN: Rotary traveling wave oscillator SYNthesizer
Hall et al. Clock distribution using cooperative ring oscillators
Pham et al. Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
Yu et al. Low-power rotary clock array design
CN108446424A (en) The method and apparatus that circuit system for timing of attaching most importance to realizes compensation resetting automatically
Friedrich et al. Design methodology for the IBM POWER7 microprocessor
Chen et al. Routability-aware placement for advanced FinFET mixed-signal circuits using satisfiability modulo theories
Ni et al. A fast heuristic algorithm for multidomain clock skew scheduling
Maragos et al. A framework exploiting process variability to improve energy efficiency in FPGA applications
Honkote et al. Custom rotary clock router
US20030036894A1 (en) Method and apparatus for amortizing critical path computations
Taskin et al. Custom topology rotary clock router with tree subnetworks