[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Malhotra, 2015 - Google Patents

Low power designing in VLSI chips

Malhotra, 2015

Document ID
7420656249401162909
Author
Malhotra N
Publication year
Publication venue
2015 International Conference on Advances in Computer Engineering and Applications

External Links

Snippet

Reducing power consumption is an indispensible subject in today's world. In today's scenario, reducing power consumption is the key challenge. The increasing need and usage of portable devices such as cell phones, laptops etc and the need to decrease power …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements

Similar Documents

Publication Publication Date Title
US6900690B2 (en) Low-power high-performance integrated circuit and related methods
US7977972B2 (en) Ultra-low power multi-threshold asynchronous circuit design
CN106487361B (en) Multi-bit flip-flop with shared clock switch
US10158354B2 (en) Apparatus with electronic circuitry having reduced leakage current and associated methods
Kim et al. Design of Schmitt trigger logic gates using DTMOS for enhanced electromagnetic immunity of subthreshold circuits
US7463065B1 (en) Low power single-rail-input voltage level shifter
Sun et al. Carbon nanotubes blowing new life into NP dynamic CMOS circuits
Zhou et al. Fast and energy-efficient low-voltage level shifters
CN100592302C (en) Integrated circuits including nested voltage islands
Deepika et al. Sleepy keeper approach for power performance tuning in VLSI design
Manikandan et al. High speed low power 64-bit comparator designed using current comparison based domino logic
Malhotra Low power designing in VLSI chips
Moradi et al. New Current‐Mode Integrated Ternary Min/Max Circuits without Constant Independent Current Sources
US7005906B2 (en) Semiconductor integrated-circuit device and method to speed-up CMOS circuit
Sanadhya et al. Study of adiabatic logic-based combinational and sequential circuits for low-power applications
Rani et al. Leakage power optimized sequential circuits for use in nanoscale VLSI systems
Kalyani et al. Design of subthreshold adiabatic logic based combinational and sequential circuits
Di et al. Ultra-low power multi-threshold asynchronous circuit design
Goel et al. Area efficient diode and on transistor inter‐changeable power gating scheme with trim options for SRAM design in nano‐complementary metal oxide semiconductor technology
Srilakshmi et al. Static power optimization using dual sub-threshold supply voltages in digital CMOS VLSI circuits
Magraiya et al. Evaluation of dual-ONOFIC method for subthreshold leakage reduction in domino circuit
Swaroop et al. Design and Implementation of Multiple-Output CMOS Voltage Level Shifter
Kumar et al. design of low leakage current average power cmos current comparator using svl technique with pseudo nmos and transmission gate logics
Jyotsna et al. Leakage Current Reduction Techniques Using Current Mode Logic Circuits
Panwar et al. Performance analysis of modified drain gating techniques for low power and high speed arithmetic circuits