Huening et al., 2021 - Google Patents
E-beam probing: A high-resolution technique to read volatile logic and memory arrays on advanced technology nodesHuening et al., 2021
- Document ID
- 7396940308719031986
- Author
- Huening J
- Joshi P
- Zhao S
- Chuang W
- Tong T
- Ma Z
- Publication year
- Publication venue
- 2021 IEEE Physical Assurance and Inspection of Electronics (PAINE)
External Links
Snippet
Fault isolation techniques continue to become more sophisticated to enable debug of next generation processors. Although these techniques are developed for the purpose of debug, they can also be used with malicious intent by an adversary. This paper describes a newly …
- 238000000034 method 0 title abstract description 25
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/305—Contactless testing using electron beams
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/308—Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/006—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. WSI
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108267679B (en) | Germanium and silicon heterogeneous junction transistors single particle effect test method based on heavy ion microbeam irradiation | |
US5821549A (en) | Through-the-substrate investigation of flip-chip IC's | |
Huening et al. | E-beam probing: A high-resolution technique to read volatile logic and memory arrays on advanced technology nodes | |
Courbon | Practical partial hardware reverse engineering analysis: For local fault injection and authenticity verification | |
Livengood et al. | Design for (physical) debug for silicon microsurgery and probing of flip-chip packaged integrated circuits | |
Henderson | Failure analysis techniques for a 3D world | |
Varshney et al. | Electron beam probing: The new sheriff in town for security analyzing of sub-7nm ics-exploring the advantages of a post-photon emission technique | |
Soden et al. | IC failure analysis: Magic, mystery, and science | |
Chef et al. | Quantitative study of photoelectric laser stimulation for logic state imaging in embedded SRAM | |
Wolfgang et al. | Electron-beam testing of VLSI circuits | |
Levine et al. | Backside integrated circuit magnetic field imaging with a quantum diamond microscope | |
Wolfgang et al. | Electron-beam testing of VLSI circuits | |
US20230317408A1 (en) | Stroboscopic electron-beam signal image mapping | |
TW201923373A (en) | Electron beam probing for chip debug and fault isolation | |
Baltagi et al. | Embedded memory fail analysis for production yield enhancement | |
Lamy et al. | How effective are failure analysis methods for the 65nm CMOS technology node? | |
Dumas et al. | Nanoprobing on an MRAM Cell, Following a Backside Opening, to Extract Logical Data | |
US6992773B1 (en) | Dual-differential interferometry for silicon device damage detection | |
Kolzer et al. | Electrical characterization of megabit DRAMs. 11. Internal testing | |
Wang et al. | Advanced Characterization and Testing Techniques | |
Gloor | The Power of Semiconductor Memory Failure Signature Analysis | |
Faraby et al. | Efficient fault isolation and failure analysis methods to root cause defects in microprocessors | |
DiBattista et al. | Circuit Edit Geometric Trends | |
Courbon | In-house transistors’ layer reverse engineering characterization of a 45nm soc | |
Stellari et al. | Techniques for Reverse Engineering and Functionality Extraction of Mixed-Signal ICs for Security Applications |