[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Aida et al., 2013 - Google Patents

Surface treatment for GaN substrate comparison of chemical mechanical polishing and inductively coupled plasma dry etching

Aida et al., 2013

View PDF
Document ID
733064003412563474
Author
Aida H
Takeda H
Aota N
Kim S
Koyama K
Publication year
Publication venue
Sensors and Materials

External Links

Snippet

A direct comparison of surface treatment methods for GaN substrates, namely, chemical mechanical polishing (CMP) with a colloidal silica slurry and inductively coupled plasma (ICP) dry etching with SiCl4 gas, is presented, and their advantages and disadvantages are …
Continue reading at sensors.myu-group.co.jp (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • H01L21/0201—Specific process step
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes

Similar Documents

Publication Publication Date Title
Aida et al. Evaluation of subsurface damage in GaN substrate induced by mechanical polishing with diamond abrasives
US20060267024A1 (en) Semiconductor layer structure and process for producing a semiconductor layer structure
JP4148105B2 (en) Method for manufacturing SiC substrate
Murata et al. Structural and chemical characteristics of atomically smooth GaN surfaces prepared by abrasive-free polishing with Pt catalyst
JP2008227534A (en) SiC SUBSTRATE
KR101966416B1 (en) Method for polishing silicon wafer and method for producing epitaxial wafer
US12104276B2 (en) Ga2O3-based single crystal substrate
JP2008181953A (en) Manufacturing method of group iii-v compound semiconductor substrate
KR101723780B1 (en) Substrate including gallium nitride layer and process for manufacturing same
CN109290875B (en) Indium phosphide wafer with pits on back surface, preparation method and etching solution for preparing indium phosphide wafer
US20180245240A1 (en) Method for producing semiconductor epitaxial wafer and semiconductor epitaxial wafer
JP6337686B2 (en) GaN substrate and method of manufacturing GaN substrate
US20090072239A1 (en) Gallium oxide single crystal composite, process for producing the same, and process for producing nitride semiconductor film utilizing gallium oxide single crystal composite
Aida et al. Reduction of bowing in GaN-on-sapphire and GaN-on-silicon substrates by stress implantation by internally focused laser processing
CN109290874B (en) Indium phosphide wafer with olive-shaped pits on back surface, preparation method and etching solution used by same
Aida et al. Surface treatment for GaN substrate comparison of chemical mechanical polishing and inductively coupled plasma dry etching
KR20210120058A (en) Manufacturing method of optoelectronic semiconductor chip and bonding wafer used therefor
CN103296171B (en) Gallium nitride base board and the light device for having used the gallium nitride base board
WO2009119159A1 (en) Substrate for optical device and method for manufacturing the substrate
Aida Chemical and physical mechanisms of CMP of gallium nitride
JP2013201326A (en) Gallium nitride substrate and epitaxial wafer
JP5416650B2 (en) Gallium nitride substrate
JP2013211315A (en) Method for manufacturing nitride semiconductor substrate and nitride semiconductor substrate
JP2013010681A (en) Gallium nitride substrate, light emitting element, field effect transistor, and method for producing epitaxial film
Sano et al. Dependence of GaN removal rate of plasma chemical vaporization machining on mechanically introduced damage