[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Singhee et al., 2010 - Google Patents

Extreme statistics in nanoscale memory design

Singhee et al., 2010

Document ID
713605966557892400
Author
Singhee A
Rutenbar R
Publication year

External Links

Snippet

Knowledge exists: you only have to? nd it VLSI design has come to an important in? ection point with the appearance of large manufacturing variations as semiconductor technology has moved to 45 nm feature sizes and below. If we ignore the random variations in the …
Continue reading at books.google.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Mukhopadhyay et al. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS
Agarwal et al. The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies
US8155938B2 (en) Method and apparatus for sampling and predicting rare events in complex electronic devices, circuits and systems
McConaghy et al. Variation-aware design of custom integrated circuits: a hands-on field guide
Agarwal et al. Statistical analysis of SRAM cell stability
Kwong et al. Variation-driven device sizing for minimum energy sub-threshold circuits
US10514973B2 (en) Memory and logic lifetime simulation systems and methods
Rahma et al. Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield
US9984192B2 (en) Cell having shifted boundary and boundary-shift scheme
US9183335B2 (en) Dynamic power driven clock tree synthesis (CTS)
Samandari-Rad et al. Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield
Singhee et al. Extreme statistics in nanoscale memory design
US9633150B2 (en) Experiments approach to design variation mitigation and optimization
Samandari-Rad et al. Power/energy minimization techniques for variability-aware high-performance 16-nm 6T-SRAM
US10223485B2 (en) Reliability verification based on combining voltage propagation with simulation
Mukhopadhyay et al. Reduction of parametric failures in sub-100-nm SRAM array using body bias
US10204180B1 (en) Method, system, and computer program product for implementing electronic designs with automatically generated power intent
Zhang et al. A comprehensive framework for analysis of time-dependent performance-reliability degradation of SRAM cache memory
Amrouch et al. Design close to the edge for advanced technology using machine learning and brain-inspired algorithms
Meterelliyoz et al. Analysis of SRAM and eDRAM cache memories under spatial temperature variations
Shen et al. A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model
Donkoh et al. A hybrid and adaptive model for predicting register file and SRAM power using a reference design
Khaleghi et al. Reliability Degradation in Nanoscale CMOS: A Review of Modeling, Monitoring, and Mitigation Techniques
Khalil et al. SRAM dynamic stability estimation using MPFP and its applications
Grossar Technology-aware design of SRAM memory circuits