[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Oguni et al., 2008 - Google Patents

Estimation of parallel FDTD-based electromagnetic field solver on PC cluster with multi-core CPUs

Oguni et al., 2008

Document ID
7016802066575033886
Author
Oguni N
Aasai H
Publication year
Publication venue
2008 Electrical Design of Advanced Packaging and Systems Symposium

External Links

Snippet

In this paper, the parallel and distributed FDTD (Finite-Difference Time-Domain)-based electromagnetic field solver is implemented on the PC cluster and multi-core CPUs system with MPI (message passing interface). In the FDTD method, the space including the object to …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
Kornaros Multi-core embedded systems
Ravelo Behavioral model of symmetrical multi-level T-tree interconnects
Zhao et al. Physics-based circuit modeling methodology for system power integrity analysis and design
Kawaguchi et al. Conceptual design of 3-D FDTD dedicated computer with dataflow architecture for high performance microwave simulation
US10311189B2 (en) Simulation method and simulation apparatus
Arka et al. HeM3D: He terogeneous manycore architecture based on m onolithic 3D vertical integration
Richa et al. High-level power estimation techniques in embedded systems hardware: an overview
Oguni et al. Estimation of parallel FDTD-based electromagnetic field solver on PC cluster with multi-core CPUs
Guo et al. Parallel FDTD simulation using NUMA acceleration technique
Wei et al. Design and implementation of block-based partitioning for parallel flip-chip power-grid analysis
Roy et al. Delay-extraction-based waveform relaxation algorithm for fast transient analysis of power distribution networks
Kawaguchi et al. Implementation of microwave simulation at dispersive material in dataflow architecture FDTD dedicated computer
Ducroux et al. Fast and accurate power annotated simulation: Application to a many-core architecture
Unno et al. GPGPU-FDTD method for 2-dimensional electromagnetic field simulation and its estimation
Malazgirt et al. Prenaut: Design space exploration for embedded symmetric multiprocessing with various on-chip architectures
Watanabe et al. Parallel-distributed FDTD-based full-wave simulator for large-scale printed wiring boards
Boehmer et al. Numerical simulation of electrical machines by means of a hybrid parallelisation using MPI and OpenMP for finite-element method
Roy et al. Parallel transient simulation of package/board power distribution networks based on a 2-D overlapping partitioning methodology
Chen et al. An efficient implementation of parallel FDTD
Pomarnacki et al. Acceleration techniques for analysis of microstrip structures
Inoue et al. Acceleration of large electromagnetic simulation including non-orthogonally aligned thin structures by using multi-GPU HIE/C-FDTD method
Gope et al. Towards system-level electromagnetic field simulation on computing clouds
Gjonaj et al. A parallel electromagnetic simulation approach for the signal integrity analysis of IC packages
Asai GPU-based acceleration of the time-domain electrical full-wave solvers in PI/SI/EMI simulation
Burdina et al. Cross-layer Exploration of 2.5 D Energy-Efficient Heterogeneous Chiplets Integration: From System Simulation to Open Hardware