Label et al., 1996 - Google Patents
Single-event-effect mitigation from a system perspectiveLabel et al., 1996
View PDF- Document ID
- 6946108751836955058
- Author
- Label K
- Gates M
- Publication year
- Publication venue
- IEEE Transactions on Nuclear Science
External Links
Snippet
With the sharp decline in the availability of radiation-hardened devices from manufacturers, as well as the desire to shrink power, weight, and volume of spacecraft systems, the use of devices that are susceptible to single-event effects (SEEs) has become commonplace. We …
- 230000000116 mitigating 0 title abstract description 31
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Label et al. | Single-event-effect mitigation from a system perspective | |
Legat et al. | SEU recovery mechanism for SRAM-based FPGAs | |
Bentoutou | A real time EDAC system for applications onboard earth observation small satellites | |
US5923830A (en) | Non-interrupting power control for fault tolerant computer systems | |
Bridgford et al. | Single-event upset mitigation selection guide | |
KR102658847B1 (en) | High data integrity processing system | |
CN103971732A (en) | Method and system for monitoring single event upset effect of FPGA (field programmable gate array) and correcting reloading | |
LaBel et al. | Commercial microelectronics technologies for applications in the satellite radiation environment | |
KR101667400B1 (en) | Apparatus and method for generating and detecting single event upset | |
EP1146423B1 (en) | Voted processing system | |
Heidergott | SEU tolerant device, circuit and processor design | |
Ibrahim et al. | Evaluation of SRAM based FPGA performance by simulating SEU through fault injection | |
Lanuzza et al. | Exploiting self-reconfiguration capability to improve sram-based fpga robustness in space and avionics applications | |
Legat et al. | On line self recovery of embedded multi-processor SOC on FPGA using dynamic partial reconfiguration | |
Major et al. | Radpc: A novel single-event upset mitigation strategy for field programmable gate array–based space computing | |
Legat et al. | Self-reparable system on FPGA for single event upset recovery | |
LaBel | Single event effect criticality analysis | |
Glein et al. | BRAM implementation of a single-event upset sensor for adaptive single-event effect mitigation in reconfigurable FPGAs | |
Heidergott | System level single event upset mitigation strategies | |
Bridgford et al. | Correcting single-event upsets in virtex-ii platform fpga configuration memory | |
US8418027B2 (en) | Device enabling the use of a programmable component in a natural radiative environment | |
Takano et al. | In-orbit experiment on the fault-tolerant space computer aboard the satellite Hiten | |
Rigo et al. | A fault-tolerant reconfigurable platform for communication modules of satellites | |
Bischof | Radiation mitigation techniques for EIVE satellite mission payload computer | |
Aguilera et al. | Fault injection on a mixed-signal programmable SoC with design diversity mitigation |