[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wang et al., 2023 - Google Patents

Research on simulation acceleration method of FPGA design with external memory chip

Wang et al., 2023

Document ID
6944940401833247349
Author
Wang H
Tang L
Li Y
Publication year
Publication venue
2023 Prognostics and Health Management Conference (PHM)

External Links

Snippet

Aiming at the simulation acceleration requirements of a kind of FPGA design with external memory chips, this paper studies on the FPGA software and hardware combined simulation acceleration platform, puts forward a general memory chip interface conversion idea, takes …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3636—Software debugging by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Similar Documents

Publication Publication Date Title
KR102222420B1 (en) Integrated controller for training memory physical layer interface
US11625521B2 (en) Method, emulator, and storage media for debugging logic system design
KR102011092B1 (en) Memory physical layer interface logic for generating dynamic random access memory (dram) commands with programmable delays
Jeon et al. Cashmc: A cycle-accurate simulator for hybrid memory cube
US20170140082A1 (en) Target Capture And Replay In Emulation
JPS6063644A (en) Method and apparatus for modeling operation of digital device
US8898051B2 (en) System and method for implementing a trace interface
CN111752772B (en) Storage device simulation test system and method
WO2021109367A1 (en) Simulation signal viewing method for digital product, and system
US8195441B1 (en) Hardware co-simulation involving a processor disposed on a programmable integrated circuit
Gaikwad et al. Verification of AMBA AXI on-chip communication protocol
Wang et al. Research on simulation acceleration method of FPGA design with external memory chip
US10664637B2 (en) Testbench restoration based on capture and replay
CN109376049B (en) Performance test method of FPGA embedded block memory
Che FPGA-based memory test system design and test algorithm implementation
Gao et al. Software and hardware co-verification technology based on virtual prototyping of RF SOC
CN113128144A (en) Prototype verification system and simulation platform for verifying logic system design
CN115470125B (en) Log file-based debugging method, device and storage medium
CN207037640U (en) Simulating, verifying detecting and analysing system
US9898563B2 (en) Modeling memory in emulation based on cache
WO2010016300A1 (en) Semiconductor verifying device, method, and program
CN116306426A (en) Digital logic simulation system based on transaction
WO2021109366A1 (en) Method and system for viewing simulation signals of digital product
CN112557886A (en) Protocol conversion bridge circuit, intellectual property core and system-on-chip
CN116594830B (en) Hardware simulation tool, debugging method and storage medium