[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jolly et al., 2002 - Google Patents

Automated equivalence checking of switch level circuits

Jolly et al., 2002

View PDF
Document ID
6780991984948706803
Author
Jolly S
Parashkevov A
McDougall T
Publication year
Publication venue
Proceedings of the 39th annual Design Automation Conference

External Links

Snippet

A chip that is required to meet strict operating criteria in terms of speed, power, or area is commonly custom designed at the switch level. Traditional techniques for verifying these designs, based on simulation, are expensive in terms of resources and cannot completely …
Continue reading at cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computer systems utilising knowledge based models

Similar Documents

Publication Publication Date Title
Kuehlmann et al. Verity—a formal verification program for custom CMOS circuits
US6389586B1 (en) Method and apparatus for invalid state detection
Ligthart et al. Asynchronous design using commercial HDL synthesis tools
US7383166B2 (en) Verification of scheduling in the presence of loops using uninterpreted symbolic simulation
Seger Vos: A Formal Hardware Verification System User's Guide
US7380224B2 (en) Method and system for non-linear state based satisfiability
Bryant Extraction of gate-level models from transistor circuits by four-valued symbolic analysis
Damiani et al. Don't care set specifications in combinational and synchronous logic circuits
Huang et al. AQUILA: An equivalence checking system for large sequential designs
Newton et al. Computer-aided design for VLSI circuits
Li et al. Digital system verification: A combined formal methods and simulation framework
Kam et al. Comparing layouts with HDL models: A formal verification technique
Jolly et al. Automated equivalence checking of switch level circuits
Lavagno et al. Synthesis of verifiably hazard-free asynchronous control circuits
Pixley et al. Multi-level synthesis for safe replaceability
Devadas et al. Verification of asynchronous interface circuits with bounded wire delays
Singh et al. Extracting RTL models from transistor netlists
US5854926A (en) Method and apparatus for identifying flip-flops in HDL descriptions of circuits without specific templates
Hoskote Formal techniques for verification of synchronous sequential circuits
Chai et al. MVSIS 2.0 user’s manual
US6848090B2 (en) Mechanism for recognizing and abstracting pre-charged latches and flip-flops
US6711722B1 (en) Method for deriving a functional circuit description
Mishchenko et al. Efficient solution of language equations using partitioned representations
US6711534B1 (en) Method of analyzing a circuit having at least one structural loop between different channel connected components within the circuit
Carmona et al. Synthesis of asynchronous hardware from petri nets