Yang et al., 2022 - Google Patents
Versatile multi-stage graph neural network for circuit representationYang et al., 2022
View PDF- Document ID
- 6728113196648497121
- Author
- Yang S
- Yang Z
- Li D
- Zhang Y
- Zhang Z
- Song G
- Hao J
- Publication year
- Publication venue
- Advances in Neural Information Processing Systems
External Links
Snippet
Due to the rapid growth in the scale of circuits and the desire for knowledge transfer from old designs to new ones, deep learning technologies have been widely exploited in Electronic Design Automation (EDA) to assist circuit design. In chip design cycles, we might encounter …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
- G06F19/10—Bioinformatics, i.e. methods or systems for genetic or protein-related data processing in computational molecular biology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/18—Digital computers in general; Data processing equipment in general in which a programme is changed according to experience gained by the computer itself during a complete run; Learning machines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yang et al. | Versatile multi-stage graph neural network for circuit representation | |
Huang et al. | Machine learning for electronic design automation: A survey | |
Cheng et al. | On joint learning for solving placement and routing in chip design | |
US11010511B2 (en) | Scalable boolean methods in a modern synthesis flow | |
Lin et al. | A comprehensive survey on distributed training of graph neural networks | |
Chen et al. | Machine learning in advanced IC design: A methodological survey | |
Ren et al. | Why are graph neural networks effective for eda problems? | |
Wang et al. | Restructure-tolerant timing prediction via multimodal fusion | |
Maljovec et al. | Adaptive sampling with topological scores | |
Lu et al. | On advancing physical design using graph neural networks | |
Mittal | A survey on applications and architectural-optimizations of micron’s automata processor | |
Liu et al. | Neural network based pre-placement wirelength estimation | |
Hong et al. | GraphClusNet: A Hierarchical Graph Neural Network for Recovered Circuit Netlist Partitioning | |
Esmaeilzadeh et al. | An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators | |
Liu et al. | Knowledge-based neural network model for FPGA logical architecture development | |
Wu et al. | Program-to-circuit: Exploiting gnns for program representation and circuit translation | |
Yu | Machine Learning in EDA: When and How | |
Song et al. | Novel graph processor architecture | |
Kumar et al. | Knowledgeable network-on-chip accelerator for fast and accurate simulations using supervised learning algorithms and multiprocessing | |
Tigadi | Survey On VLSI Design For Artificial Intelligence And Machine Learning Applications | |
Wang et al. | Efficient arithmetic block identification with graph learning and network-flow | |
Nie et al. | Machine Learning Framework Using Complex Network Features to Predict Wire-length | |
HE | The Trio of Learning, Optimization, and Acceleration for Efficient Electronic Design Automation | |
Rodriguez et al. | Hypergraph Clustering with Path-Length Awareness | |
Wang et al. | Effective datapath logic extraction techniques using connection vectors |