[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Sterpone et al., 2011 - Google Patents

Layout-aware multi-cell upsets effects analysis on TMR circuits implemented on SRAM-based FPGAs

Sterpone et al., 2011

Document ID
670999813511588268
Author
Sterpone L
Violante M
Panariti A
Bocquillon A
Miller F
Buard N
Manuzzato A
Gerardin S
Paccagnella A
Publication year
Publication venue
IEEE Transactions on Nuclear Science

External Links

Snippet

Multiple Cell Upsets (MCUs) are becoming a growing concern with the advent of the newest FPGA devices. In this paper we present a methodology suitable for analyzing the sensitivity of circuits implemented in SRAM-based FPGAs, and adopting the TMR mitigation scheme …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Ceschia et al. Identification and classification of single-event upsets in the configuration memory of SRAM-based FPGAs
Quinn et al. Radiation-induced multi-bit upsets in SRAM-based FPGAs
Rao et al. Computing the soft error rate of a combinational logic circuit using parameterized descriptors
Adell et al. Assessing and mitigating radiation effects in Xilinx SRAM FPGAs
Warren et al. Heavy ion testing and single event upset rate prediction considerations for a DICE flip-flop
Battezzati et al. Reconfigurable field programmable gate arrays for mission-critical applications
CN106503392B (en) A kind of more transient state soft-error sensitivity appraisal procedures of single-particle for the combinational logic circuit considering laying out pattern information
Cannon et al. Improving the effectiveness of TMR designs on FPGAs with SEU-aware incremental placement
Benevenuti et al. Comparing exhaustive and random fault injection methods for configuration memory on SRAM-based FPGAs
Benevenuti et al. Comparative analysis of inference errors in a neural network implemented in SRAM-based FPGA induced by neutron irradiation and fault injection methods
Azimi et al. Digital design techniques for dependable high performance computing
Tarrillo et al. Multiple fault injection platform for SRAM-based FPGA based on ground-level radiation experiments
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Quinn et al. A test methodology for determining space readiness of Xilinx SRAM-based FPGA devices and designs
Villalta et al. SEU emulation in industrial SoCs combining microprocessor and FPGA
Sterpone et al. Layout-aware multi-cell upsets effects analysis on TMR circuits implemented on SRAM-based FPGAs
Nidhin et al. Verification of fault tolerant techniques in finite state machines using simulation based fault injection targeted at FPGAs for SEU mitigation
Villalta et al. Estimating the SEU failure rate of designs implemented in FPGAs in presence of MCUs
Anghel et al. Evaluation of SET and SEU effects at multiple abstraction levels
Sterpone Electronics system design techniques for safety critical applications
Bernardeschi et al. SEU-X: a SEU un-excitability prover for SRAM-FPGAs
Wang et al. Bitstream decoding and SEU-induced failure analysis in SRAM-based FPGAs
Sterpone et al. Analysis of SEU effects in partially reconfigurable SoPCs
Azimi et al. Micro latch-up analysis on ultra-nanometer vlsi technologies: a new monte carlo approach
Violante et al. Analyzing SEU effects is SRAM-based FPGAsb