[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kimijima et al., 1998 - Google Patents

Pipelining of 2-dimensional adaptive filters based on the LDLMS algorithm

Kimijima et al., 1998

Document ID
6573388810699219065
Author
Kimijima T
Nishikawa K
Kiya H
Publication year
Publication venue
1998 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

In this paper we propose a new adaptive algorithm for 2-dimensional pipelined adaptive filters and its hardware architecture. The proposed algorithm is based on the LDLMS algorithm, and it can achieve both good convergence characteristics and high throughput …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0248—Filters characterised by a particular frequency response or filtering method
    • H03H17/0261—Non linear filters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575

Similar Documents

Publication Publication Date Title
Chou et al. FPGA implementation of digital filters
US5450339A (en) Noncanonic fully systolic LMS adaptive architecture
US5416799A (en) Dynamically adaptive equalizer system and method
US5894428A (en) Recursive digital filter
US6009448A (en) Pipelined parallel-serial architecture for a modified least mean square adaptive filter
US20170063576A1 (en) Pipeline multiplexer loop architecture for decision feedback equalizer circuits
US4791597A (en) Multiplierless FIR digital filter with two to the Nth power coefficients
Matsubara et al. Pipelined LMS adaptive filter using a new look-ahead transformation
US6574649B2 (en) Efficient convolution method and apparatus
Kimijima et al. Pipelining of 2-dimensional adaptive filters based on the LDLMS algorithm
US20080225937A1 (en) Method and system of providing a high speed tomlinson-harashima precoder
US5301135A (en) Adaptive filter based on a recursive delay line
Kimijima et al. An effective architecture of the pipelined LMS adaptive filters
US5477479A (en) Multiplying system having multi-stages for processing a digital signal based on the Booth's algorithm
Lawrence et al. Multiprocessor implementation of adaptive digital filters
WO2017219533A1 (en) Multiplexer loop architecture for decision feedback equalizer circuits
Jullien et al. A hybrid DBNS processor for DSP computation
US6134572A (en) Galois Field arithmetic apparatus and method
Pandel et al. Design of bireciprocal wave digital filters for high sampling rate applications
Kimijima et al. A pipelined architecture for DLMS algorithm considering both hardware complexity and output latency
US7239660B2 (en) Adaptive filter with GSPT LMS algorithm for reducing complexity
Zhu et al. A pipelined architecture for LMS adaptive FIR filters without adaptation delay
McNally et al. Optimized bit level architectures for IIR filtering
KR102667990B1 (en) Filter and Method with Multiplication Operation Approximation Capability
Gupta et al. for Low Power Adaptive Filter