Zabel et al., 2009 - Google Patents
Accurate RTOS modeling and analysis with SystemCZabel et al., 2009
View PDF- Document ID
- 6453775882957722572
- Author
- Zabel H
- Müller W
- Gerstlauer A
- Publication year
- Publication venue
- Hardware-dependent Software: Principles and Practice
External Links
Snippet
Today, mobile and embedded real-time systems have to cope with the migration and allocation of multiple software tasks running on top of a real-time operating system (RTOS) residing on one or several system processors. Each RTOS has to be configured towards the …
- 238000004458 analytical method 0 title description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
- G06F9/4887—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues involving deadlines, e.g. rate based, periodic
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/86—Hardware-Software co-design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Bringmann et al. | The next generation of virtual prototyping: Ultra-fast yet accurate simulation of HW/SW systems | |
Sifakis et al. | Building models of real-time systems from application software | |
Zabel et al. | Accurate RTOS modeling and analysis with SystemC | |
GB2425628A (en) | Programming distributed system using data flow diagrams | |
Posadas et al. | RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model | |
Gerstlauer et al. | Abstract system-level models for early performance and power exploration | |
Razaghi et al. | Host-compiled multicore RTOS simulator for embedded real-time software development | |
Posadas et al. | POSIX modeling in SystemC | |
Passerone et al. | Fast hardware/software co-simulation for virtual prototyping and trade-off analysis | |
Hassar et al. | RTK-Spec TRON: a simulation model of an ITRON based RTOS kernel in SystemC | |
Carnevali et al. | Putting preemptive Time Petri Nets to work in a V-Model SW life cycle | |
Naderlinger | Simulating preemptive scheduling with timing-aware blocks in Simulink | |
Passerone et al. | Trade-off evaluation in embedded system design via co-simulation | |
Plyaskin et al. | High-level timing analysis of concurrent applications on MPSoC platforms using memory-aware trace-driven simulations | |
Bletsas | Worst-case and best-case timing analysis for real-time embedded systems with limited parallelism | |
Carnevali et al. | A formal approach to design and verification of two-level hierarchical scheduling systems | |
Yang et al. | An MILP-based performance analysis technique for non-preemptive multitasking MPSoC | |
Posadas et al. | Real-Time Operating System modeling in SystemC for HW/SW co-simulation | |
Hartmann et al. | Efficient modelling and simulation of embedded software multi-tasking using SystemC and OSSS | |
De Bock | Hard real-time scheduling on virtualized embedded multi-core systems | |
Yoong et al. | Synthesizing multirate programs from IEC 61499 | |
Zhou et al. | Formal execution semantics for asynchronous constructs of AADL | |
Yu et al. | A mixed timing system-level embedded software modelling and simulation approach | |
Strnadel et al. | Reflecting RTOS model during WCET timing analysis: MSP430/FreeRTOS case study | |
Naderlinger et al. | Simulating real-time software components based on logical execution time |