[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kollipara et al., 2009 - Google Patents

Evaluation of a module based memory system with an LCP flex interconnect

Kollipara et al., 2009

Document ID
6402644939758373154
Author
Kollipara R
Li M
Mullen D
Beyene W
Madden C
Yuan C
Kusamitsu H
Ito T
Publication year
Publication venue
2009 59th Electronic Components and Technology Conference

External Links

Snippet

An LCP flex interconnect is used to bypass the core vias and balls of the memory controller package, the PTH vias and traces of the FR-4 motherboard and memory module, and the traditional through-hole or SMT DIMM connector. A mating two-piece pin-grid array …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines

Similar Documents

Publication Publication Date Title
US10884955B2 (en) Stacked and folded above motherboard interposer
Zerbe et al. 1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus
EP3058468B1 (en) Receiver architecture for memory reads
US8898365B2 (en) Micro-link high-bandwidth chip-to-chip bus
JP3539898B2 (en) Package routing method for integrated circuit signals
US6449166B1 (en) High capacity memory module with higher density and improved manufacturability
Beyene et al. Advanced modeling and accurate characterization of a 16 Gb/s memory interface
Kollipara et al. Evaluation of a module based memory system with an LCP flex interconnect
Lee et al. High speed differential I/O overview and design challenges on Intel enterprise server platforms
Shin et al. Signal Integrity Design and Analysis of Universal Chiplet Interconnect Express (UCIe) Channel in Silicon Interposer for Advanced Package
US11955436B2 (en) Self-equalized and self-crosstalk-compensated 3D transmission line architecture with array of periodic bumps for high-speed single-ended signal transmission
Kollipara et al. Design and testing of a high speed module based memory system
Beyene et al. Signal and power integrity analysis of a 256-GB/s double-sided IC package with a memory controller and 3D stacked DRAM
Kollipara et al. Evaluation of high density liquid crystal polymer based flex interconnect for supporting greater than 1 TB/s of memory bandwidth
Beyene et al. Design and analysis of a TB/sec memory system
Kim et al. Signal integrity design and analysis of a multilayer test interposer for LPDDR4 memory test with silicone rubber-based sheet contact
Beyene et al. System performance comparisons of coreless and standard packages for data rate beyond 20 Gbps
Yuan et al. Design and modeling of a 3.2 Gbps/pair memory channel
US11756905B2 (en) Package interface with improved impedance continuity
Beyene et al. Design and analysis of 12.8 Gb/s single-ended signaling for memory interface
Na et al. ASIC packaging challenges with high speed interfaces
Chandrasekhar et al. Impact of Die Pin Capacitance and Package Crosstalk on DDR4 Channel Jitter
Soman et al. High speed DDR interface timing closure
Chen et al. Bandwidth simulation for high speed memory package