Jung et al., 2013 - Google Patents
Source follower based single ended sense amplifier for large capacity SRAMJung et al., 2013
- Document ID
- 6100133056558589216
- Author
- Jung D
- Jeong H
- Song T
- Kim G
- Jung S
- Publication year
- Publication venue
- 2013 International SoC Design Conference (ISOCC)
External Links
Snippet
In this paper we proposed a source follower based single ended sense amplifier (SA) which enhance the access time using positive feedback. The source follower stage is used to transfer the bit-line (BL) development to sensing stage. By using the source follower, biasing …
- 230000002708 enhancing 0 abstract description 5
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write (R-W) circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write (R-W) circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/06—Sense amplifier related aspects
- G11C2207/065—Sense amplifier drivers
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8300450B2 (en) | Implementing physically unclonable function (PUF) utilizing EDRAM memory cell capacitance variation | |
US8526256B2 (en) | Single-ended sense amplifier with read-assist | |
KR101446345B1 (en) | Semiconductor memory device and sense amplifier circuit | |
CN108028057B (en) | Single ended bit line current sense amplifier for SRAM applications | |
US10002661B2 (en) | Structure for reducing pre-charge voltage for static random-access memory arrays | |
CN102646440B (en) | Asymmetric sense amplifier design | |
KR20160049054A (en) | Read/write assist for memories | |
KR102103470B1 (en) | Buffer circuit of semiconductor apparatus | |
JP2008257833A (en) | Sense amplification circuit and sense amplification method | |
CN109119119B (en) | Sensitive amplifier | |
CN102376340A (en) | Sense amplifier with adjustale back bias | |
Ma et al. | Independently-controlled-gate FinFET 6T SRAM cell design for leakage current reduction and enhanced read access speed | |
JP4637865B2 (en) | Semiconductor memory device | |
Jung et al. | Source follower based single ended sense amplifier for large capacity SRAM | |
Mishra et al. | Design and mathematical analysis of a 7t sram cell with enhanced read snm using pmos as an access transistor | |
Kumar et al. | Comparative study of different sense amplifiers in submicron CMOS technology | |
US8675427B2 (en) | Implementing RC and coupling delay correction for SRAM | |
JP2012027983A (en) | Semiconductor device | |
US8488395B2 (en) | Keepers, integrated circuits, and systems thereof | |
US9047930B2 (en) | Single-ended low-swing power-savings mechanism with process compensation | |
Janniekode et al. | A Low Threshold Voltage Ultradynamic Voltage Scaling SRAM Write Assist Technique for High‐Speed Applications | |
Shirode et al. | Design and performance improvement of low power SRAM using deep submicron technology | |
Fredeman et al. | 17.4 A 14nm 1.1 Mb embedded DRAM macro with 1ns access | |
Chung et al. | Built‐in parasitic‐diode‐based charge injection technique enhancing data retention of gain cell DRAM | |
Bashir et al. | High speed self biased current sense amplifier for low power CMOS SRAM's |