[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Zhong et al., 2014 - Google Patents

An improved minimal multicast routing algorithm for mesh-based networks-on-chip

Zhong et al., 2014

Document ID
607622495104905217
Author
Zhong M
Wang Z
Gu H
Le Beux S
Publication year
Publication venue
2014 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC)

External Links

Snippet

Microprocessor architectures trend to include more and more cores. To achieve high performance of multicore parallel computing's low-latency and high-throughput, Networks- on-Chip (NoC) are required. Multicast is also a key characteristic to meet the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/25Routing or path finding through a switch fabric
    • H04L49/253Connections establishment or release between ports
    • H04L49/254Centralized controller, i.e. arbitration or scheduling
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337Direct connection machines, e.g. completely connected computers, point to point communication networks
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356Indirect interconnection networks
    • G06F15/17368Indirect interconnection networks non hierarchical topologies
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/12Shortest path evaluation
    • H04L45/121Minimizing delay
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/06Deflection routing, e.g. hot-potato routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/48Routing tree calculation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1553Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H04L49/1561Distribute and route fabrics, e.g. Batcher-Banyan
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/04Interdomain routing, e.g. hierarchical routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/02Topology update or discovery
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/16Multipoint routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/40Wormhole routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/60Router architecture
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Switching fabric construction
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems
    • H04L12/56Packet switching systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored programme computers
    • G06F15/78Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Besta et al. Slim fly: A cost effective low-diameter network topology
Skeie et al. Layered Shortest Path (LASH) Routing in Irregular System Area Networks.
KR20140139032A (en) A packet-flow interconnect fabric
Boppana et al. On multicast wormhole routing in multicomputer networks
Boppana et al. A framework for designing deadlock-free wormhole routing algorithms
Hu et al. DMesh: a diagonally-linked mesh network-on-chip architecture
Navaridas et al. Reducing complexity in tree-like computer interconnection networks
Zhang et al. Efficient all-to-all broadcast in Gaussian on-chip networks
Ni Issues in Designing Truly Scalable Interconnection Networks.
Effiong et al. Scalable and power-efficient implementation of an asynchronous router with buffer sharing
Hassen et al. High-capacity Clos-network switch for data center networks
Zhong et al. An improved minimal multicast routing algorithm for mesh-based networks-on-chip
Peñaranda et al. The k-ary n-direct s-indirect family of topologies for large-scale interconnection networks
Lei et al. Galaxyfly: A novel family of flexible-radix low-diameter topologies for large-scales interconnection networks
Yang et al. Rwadmm: routing and wavelength assignment for distribution-based multiple multicasts in onoc
Shpiner et al. On the capacity of bufferless networks-on-chip
Chakaravarthy et al. Mapping strategies for the PERCS architecture
Oruç A self-routing on-chip network
Petrini Total-Exchange on Wormhole k-ary n-cubes with Adaptive Routing
Guo et al. Purlin: A Versatile Toolkit for the Generation and Simulation of On-Chip Networks
Oxman et al. Streamlined network-on-chip for multicore embedded architectures
Miura et al. A deadlock-free routing for hierarchical interconnection network: TESH
Rezazadeh et al. An enhanced fault-tolerant routing algorithm for mesh network-on-chip
Najaf-abadi et al. Comparative evaluation of adaptive and deterministic routing in the OTIS-hypercube
Lu et al. A comparison of different wormhole routing schemes